Network processing multi-processor system-on-chip on field programmable gate array /
Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Elektronik)) - Universiti Teknologi Malaysia, 2017
Main Authors: | Yiew, Kah Yee, 1994-, author, Nadzir Muhammad Marsono, supervisor, Fakulti Kejuruteraan Elektrik |
---|---|
Format: | |
Language: | eng |
Published: |
Johor Bahru, Johor : Universiti Teknologi Malaysia,
2017
|
Subjects: |
Similar Items
-
Network processing multi-processor system-on-chip on field programmable gate array /
by: Yiew, Kah Yee, 1994- , author
Published: (2017) -
Multi-core ladder rung processor on field programmable gate array /
by: Yeap, Han Chien, 1990-, et al.
Published: (2014) -
Median, sobel and minimum filter architectures on field programmable gate arrays /
by: Ch'ng, Siew Sin, et al.
Published: (2010) -
Multi-core ladder rung processor on field programmable gate array [electronic resource] /
by: Yeap, Han Chien, 1990-
Published: (2014) -
High speed Programmable Logic Controller (PLC) processor on Field Programmable Gate Array (FPGA) /
by: Muhammad Hafizzie Borham, 1990- , author, et al.
Published: (2013)