16 bit counter data acquisition implementation with high speed adder design using verilog /

Similar Items

• 16 bit counter data acquisition implementation with high speed adder design using verilog /
  by: Nimesh Kumar Rajendra Kumar, 1993-, author 614677
  Published: (2018)
• 16-bit fault tolerant sparse Kogge Stone Adder using 0.18µm CMOS technology
  by: Chang, Chin Kai, et al.
  Published: (2020)
• The design of 16X1 array photon counting circuit with brent-kung adder optimization /
  by: Abubakar Mohammed Ndottiwa, 1985-, author 629567, et al.
  Published: (2020)
• Design and Implementation of POSIT Based Adder and Multiplier in Verilog HDL
  by: Sanivarapu Rambabu, et al.
  Published: (2023-01-01)
• FPGA design using verilog - HDL of A 16 bit risc processor /
  by: 226273 John, Ang @ Ang, Giap Yeow, et al.
  Published: (2005)