Performance evaluation of silicon-on-insulator junctionless transistor based 6T and 8T sram cells /

Documenti analoghi

• Performance evaluation of silicon-on-insulator junctionless transistor based 6T and 8T sram cells /
  di: Muhammad Faris Md. Noor, 1996-, author, et al.
  Pubblicazione: (2019)
• Impact of device parameter variation on the performance of n-type junctionless nanowire transistor with high-k dielectrics /
  di: Mohammed Adamu Sule, 1984-, author, et al.
  Pubblicazione: (2019)
• Impact of device parameter variation on the performance of n-type junctionless nanowire transistor with high-k dielectrics /
  di: Mohammed Adamu Sule, 1984-, author, et al.
  Pubblicazione: (2019)
• Low-power and high performance of an optimized finfet based 8T SRAM cell design /
  di: Teh, Chew Suan, 1994- , author, et al.
  Pubblicazione: (2018)
• Optimization of 20nm junctionless nanowire transistor using Taguchi method for higher drive current with strained /
  di: Nurul Liyana Nasuha Omar, 1996-, author, et al.
  Pubblicazione: (2019)