Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
Thesis (Sarjana Kejuruteraan (Komputer dan Sistem Mikroelektronik))
Autori principali: | , , |
---|---|
Natura: | |
Lingua: | eng |
Pubblicazione: |
Johor Bahru, Johor : Universiti Teknologi Malaysia,
2020
|
Soggetti: |
Search Result 1