Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
Thesis (Sarjana Kejuruteraan (Komputer dan Sistem Mikroelektronik))
Main Author: | |
---|---|
Format: | |
Language: | eng |
Published: |
Johor Bahru, Johor : Universiti Teknologi Malaysia,
2020
|
Subjects: |
Summary: | Thesis (Sarjana Kejuruteraan (Komputer dan Sistem Mikroelektronik)) |
---|