Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller /
Thesis (Sarjana Kejuruteraan (Komputer dan Sistem Mikroelektronik))
| Hlavní autor: | |
|---|---|
| Médium: | |
| Jazyk: | eng |
| Vydáno: |
Johor Bahru, Johor : Universiti Teknologi Malaysia,
2020
|
| Témata: |