Design of a lan interfacing module for a softcore processor AMIR CPU /

Design of a lan interfacing module for a softcore processor AMIR CPU /

Show other versions (1)

Bibliographic Details
Main Author:	Lim Hui Teng, 1994-, author 629534
Format:	software, multimedia
Language:	eng
Published:	Johor Bahru, Johor : Universiti Teknologi Malaysia, 2020

Similar Items

Design of a lan interfacing module for a softcore processor AMIR CPU /
by: Lim, Hui Teng, 1994-, author 629534, et al.
Published: (2020)

FPGA-based desgin of a math co-processor for the Amir CPU /
by: Tan, Arthur Foo Yen, 1995-, author 629609, et al.
Published: (2020)

FPGA-based desgin of a math co-processor for the Amir CPU /
by: Tan, Arthur Foo Yen, 1995- 629609
Published: (2020)

AMIR cpu educational module- output system /
by: Eline, Ee bee Ling, 1995-, author
Published: (2013)

AMIR cpu educational module - output system /
by: Ee, Eline Bee Ling, 1995-, author, et al.
Published: (2018)

Multi-Softcore Architecture on FPGA
by: Mouna Baklouti, et al.
Published: (2014-01-01)

GCC toolchain's C compiler wrapper for the AMIR CPU assembly language /
by: Eline, Ee Bee Ling, 1995-, author 614235
Published: (2020)

GCC toolchain's C compiler wrapper for the AMIR CPU assembly language /
by: Eline, Ee Bee Ling, 1995-, author 614235, et al.
Published: (2020)

Design And Simulation Of An Intelligent Adaptive Arbiter For Maximum Cpu Usage Of Multicore Processors
by: Akhtar, Mohammad Nishat
Published: (2013)

Wireless LAN interface card design
by: Wang, Bing
Published: (2008)

IBM CPU and storage architecture : system/370-mode and 370/XA-mode processors /
by: 263290 Leben, Joe, et al.
Published: (1984)

Event‐based high throughput computing: A series of case studies on a massively parallel softcore machine
by: Mark Vousden, et al.
Published: (2023-01-01)

Graphical user interface for Humanoid Head Amir-II
by: Shafie, Amir Akramin, et al.
Published: (2010)

Compute Language Interface: A Transparent Wrapper Library For Multi Cpu-Gpu
by: Ooi, Keng Siang
Published: (2013)

Design of 8 bit CPU simulator /
by: 239330 Mohd. Azril Ghazali
Published: (2002)

Enhanced CPU Design for SDN Controller
by: Hiba S. Bazzi, et al.
Published: (2024-07-01)

Design considerations for LAN implementations
by: Lim, Kok Ping.
Published: (2008)

CPU design : answers to frequently asked questions /
by: Thimmannagari, Chandra M. R. (Chandra Mohan Reddy), 1969-
Published: (2005)

Design of graphic user interface for the shortest path processor /
by: 285356 Chia, Keen Marn
Published: (1999)

Methods of CPU cooling
by: E. I. Strashko, et al.
Published: (2024-04-01)

FPGA basic multi-modulation processor design /
by: 387828 Nooraini Mohamed
Published: (2001)

Processor system bus interface (Eurobus A)
by: 8096 British Standards Institution
Published: (1984)

Server, Hardisk and CPU monitoring system /
by: Vanithashrree Raja, 1988- , author, et al.
Published: (2012)

Z80 CPU simulator

Implementation of ether interface for nios processor /
by: 372855 Edwin Edward
Published: (2006)

Implementation of USB interface for Nios processor /
by: 248017 Amir Arief Zainal Abidin
Published: (2006)

Design of a CPU microchip - from VHDL medeling to VLSI implemetation /
by: 226072 Khor, Lip Min, et al.
Published: (2005)

FPGA basic multi-modulation processor design [microfilm] /
by: Nooraini Mohamed
Published: (2001)

Designing of 2-Stage CPU Scheduler Using Vague Logic
by: Supriya Raheja, et al.
Published: (2014-01-01)

Distribution of the CPU time of a reservoir simulator
by: Awang, Mariyamni
Published: (1991)

HEPScore: A new CPU benchmark for the WLCG
by: Giordano Domenico, et al.
Published: (2024-01-01)

A 1394 bus interface for the Chidi media processor
by: Liu, Yuan-Min, 1975-
Published: (2009)

Interfacing a high speed processor PC to ISDN /
by: 243726 Soh, Wah Hon
Published: (1995)

Amir Minah macho /
by: 497360 Ummu Wafa
Published: (2013)

Development of a WiMAX system with LAN in microgrid
by: Lim, Angie Hui Ling.
Published: (2010)

Competitive pricing and learning in CPU sockets
by: Rahman, Mehrafshan Tabassum
Published: (2011)

Toolchain for FPGA-based DLX CPU /
by: 352600 Mohd. Hairi Mohd. Ghazalli
Published: (2006)

Interrupt subsystem for 8 bit CPU /
by: 403850 Mohammad Noor Ezwan Abdullah, et al.
Published: (2007)

Verification of CPU power management unit
by: Varsha Govind Raj
Published: (2018)

Study and evaluation of CPU scheduling algorithms
by: Miguel González-Rodríguez, et al.
Published: (2024-05-01)