Design and characterization of 8x1 photon counting array in 0.13 um CMOS technology at 1 GHz /

Design and characterization of 8x1 photon counting array in 0.13 um CMOS technology at 1 GHz /

Show other versions (1)

Bibliographic Details
Main Authors:	Tan, Yi Quan, 1994-, author 629601, Suhaila Isaak, supervisor 373417, Fakulti Kejuruteraan. Sekolah Kejuruteraan Elektrik 619066
Format:	text
Language:	eng
Published:	Johor Bahru, Johor : Universiti Teknologi Malaysia, 2020

Similar Items

Design and characterization of 8x1 photon counting array in 0.13 um CMOS technology at 1 GHz /
by: Tan, Yi Quan, 1994-, author 629601
Published: (2020)

Design and characterization of 8×1 photon counting array in 0.13 μm CMOS technology at 1 GHz
by: Tan, Yi Quan
Published: (2020)

The design of 16X1 array photon counting circuit with brent-kung adder optimization /
by: Abubakar Mohammed Ndottiwa, 1985-, author 629567, et al.
Published: (2020)

Design and analysis of a 2.5-GHz optical receiver analog front-end using geiger mode photodiode in a 0.13 μm CMOS process /
by: Leong, Choon Wei, 1991-, author 614614, et al.
Published: (2018)

The design and characterisation of single photon avalanche diode (SPAD) array in a standard 180 NM CMOS process /
by: 373417 Suhaila Isaak
Published: (2011)

A 2.5-ghz optical receiver front-end in a 0.13 0.13-μm cmos process for biosensor application
by: Isaak, S., et al.
Published: (2018)

A high speed photon counting design in a standard 0.13𝜇m complementary metal oxide semiconductor process /
by: Yuen, Sheh Hor, 1993-, author 610315, et al.
Published: (2018)

Design of a LNA in the frequency band 1.8-2.2GHz in 0.13μm CMOS Technology
by: E. Di Gioia, et al.
Published: (2005-01-01)

A 0.13μm inductively degenerated cascode CMOS LNA at 2.14GHz
by: Muhamad, M., et al.
Published: (2011)

The design and simulation of 8x1 pasively quenched single photon avalanche diode(SPAD)array /
by: Azman Mohamed Eusoff, 1979-, et al.
Published: (2013)

Uncorrelated parallel to serial counter for 8X1 single-photon avalanche diode (SPAD) array /
by: Erwan Zammi Elias, 1982-, et al.
Published: (2014)

0.13-micron CMOS device characterization
by: Lazuardi, Stephen
Published: (2008)

Uncorrelated parallel to serial counter for 8X1 single-photon avalanche diode (SPAD) array [electronic resource] /
by: Erwan Zammi Elias, 1982-, et al.
Published: (2014)

Low noise and low power ECG amplifier using CMOS 0.13æm technology /
by: Zulfadli Kamaruzzaman, 1992-, author 610362, et al.
Published: (2018)

Electrocardiogram QRS detection hardware accelerator for asic implementation /
by: Lim, Zhi Qing, 1995-, author 614424, et al.
Published: (2020)

Miniaturized 0.13-μm CMOS Front-End Analog for AlN PMUT Arrays
by: Iván Zamora, et al.
Published: (2020-02-01)

Power Added Efficiency Enhancement in a 2.4 GHz Class E Power Amplifier in 0.13µm CMOS Technology
by: Hemad Heidari Jobaneh
Published: (2023-01-01)

Membina satu sistem komputer 68000 untuk kegunaan pembelajaran /
by: 373417 Suhaila Isaak
Published: (1998)

Direct strain and stress measurement for prestressed steel /
by: 373417 Suhaila Isaak
Published: (2000)

Design of a Ka-Band U-Shaped Bandpass Filter with 20-GHz Bandwidth in 0.13-μm BiCMOS Technology
by: Kai Men, et al.
Published: (2020-10-01)

Timing generator for 120fps CMOS image sensors on 0.13 μm CMOS technology
by: Wang, Chee Yew, et al.
Published: (2017)

A 16-bit Brent-Kung Adder scheme for linear array photon counting circuit
by: Isaak, Suhaila, et al.
Published: (2023)

Design Of 0.13-Μm Cmos Lna With Flat Gain For Cognitive Radio Application_Design Of 0.13-Μm Cmos Lna With Flat Gain For Cognitive Radio Application
by: Zhaki, Faris Amsyar Ahmad
Published: (2017)

Asic design for healthiness recognition of agriculture /
by: Chin, Linn Kern, 1994-, author 614398, et al.
Published: (2020)

Actively quenched and recharged circuit for on-chip 8x1 for photodetector array /
by: Ahmad Muzani Abdul Rahman 1981-, et al.
Published: (2013)

Design Of 0.13-µm CMOS LNA With Flat Gain For Cognitive Radio Application
by: Roslan, Muhammad Asyraf
Published: (2018)

Calibration methodology for predictive simulation of sub-0.13 technology CMOS device's performance
by: Leong, Vincent Kum Woh.
Published: (2008)

A linear array passively quenched single photon avalanche diode
by: Isaak, Suhaila, et al.
Published: (2015)

A 9% power efficiency 121-to-137GHz phase-controlled push-push frequency quadrupler in 0.13μm SiGe BiCMOS
by: Wang, Yong, et al.
Published: (2013)

Dual-Band Transmitter and Receiver With Bowtie-Antenna in 0.13 μm SiGe BiCMOS for Gas Spectroscopy at 222 - 270 GHz
by: Klaus Schmalz, et al.
Published: (2021-01-01)

Low noise and low power ECG amplifier using CMOS 0.13æm technology /
by: Zulfadli Kamaruzzaman, 1992-, author 610362
Published: (2018)

A built-in self-test module for 16-bit parallel photon counting circuit using 180 nm CMOS process
by: S., Isaak, et al.
Published: (2022)

Design and analysis of a 2.5-GHz optical receiver analog front-end using geiger mode photodiode in a 0.13 μm CMOS process
by: Leong, Choon Wei
Published: (2018)

A Linearity Improvement Front End with Subharmonic Current Commutating Passive Mixer for 2.4 GHz Direct Conversion Receiver in 0.13 μm CMOS Technology
by: Dongquan Huo, et al.
Published: (2020-08-01)

Design and analysis of a 2.5-GHz optical receiver analog front-end using geiger mode photodiode in a 0.13 μm CMOS process /
by: Leong, Choon Wei, 1991-, author 614614
Published: (2018)

A 0.13-μm Cmos Reconfigurable Power Constrained Simultaneous Noise And Input Matching (Pcsnim) Low Noise Amplifier (Lna) For Multi-Standard 0.9, 1.8 And 2.1 Ghz Mobile Application
by: Hashim, Awatif
Published: (2016)

Low noise and low power ECG amplifier using cmos 0.13μm technology
by: Kamaruzzaman, Zulfadli
Published: (2018)

Low‐power multi‐band injection‐locked wireless receiver in 0.13 μm CMOS
by: Jared Mercier, et al.
Published: (2021-09-01)

DESIGN OF A LOW DROP-OUT VOLTAGE REGULATOR USING 0.13 µm CMOS TECHNOLOGY
by: NORHAIDA BINTI MUSTAFA, et al.
Published: (2018-05-01)

Design of a Low - power CMOS Level Shifter for Low - delay SoCs in Silterra 0.13 μm CMOS Process
by: Mohammad Torikul Islam Badal, et al.
Published: (2017-08-01)