Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture /

Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture /

Show other versions (1)

Bibliographic Details
Main Author:	Lee, Mei Xiang, 1994-, author 612472
Format:	text
Language:	eng
Published:	Johor Bahru, Johor : Universiti Teknologi Malaysia, 2021

Similar Items

Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture /
by: Lee, Mei Xiang, 1994-, author 612472, et al.
Published: (2021)

Integrated circuit design of a multiplier-accumulator for convolutional neural network based on carry-save adder architecture
by: Lee, Mei Xiang
Published: (2022)

Modulo adders, multipliers and shared-moduli architectures for moduli of type
by: Shibu, Menon
Published: (2008)

An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell
by: Heng You, et al.
Published: (2019-10-01)

A Higher radix architecture for quantum carry-lookahead adder
by: Siyi Wang, et al.
Published: (2023-09-01)

A higher radix architecture for quantum carry-lookahead adder
by: Wang, Siyi, et al.
Published: (2024)

Factorized carry lookahead adders
by: Balasubramanian, Padmanabhan, et al.
Published: (2020)

Quantum-based serial-parallel multiplier circuit using an efficient nano-scale serial adder
by: H. Wu, et al.
Published: (2024-04-01)

Design of Wallace tree multiplier circuit using high performance and low power full adder
by: Leela S. Naga, et al.
Published: (2023-01-01)

Quaternary quantum/reversible half-adder, full-adder, parallel adder and parallel adder/subtractor circuits
by: Monfared, Asma Taheri, et al.
Published: (2021)

Performance analysis of 4-bit ternary adder and multiplier using CNTFET for high speed arithmetic circuits
by: C. Venkataiah, et al.
Published: (2023-01-01)

ADDLight: An Energy-Saving Adder Neural Network for Cucumber Disease Classification
by: Chen Liu, et al.
Published: (2022-03-01)

Investigation on the power consumption of ripple-carry adders
by: Ong, Zaiquan.
Published: (2012)

VLSI implementation of kogge stone adder /
by: Lee, Mei Xiang, 1994-, author
Published: (2017)

The efficient multiplier-adder hardware for real-time digital filtering/
by: 388463 Masripan Salleh
Published: (1980)

Design and Implementation of POSIT Based Adder and Multiplier in Verilog HDL
by: Sanivarapu Rambabu, et al.
Published: (2023-01-01)

Low power low voltage adder cells for digital multiplier
by: Zhang, Mingyan
Published: (2008)

A High-Speed Parallel Architecture for Ripple Carry Adder with Fault Detection and Localization
by: Muhammad Ali Akbar, et al.
Published: (2021-07-01)

Implementation of floating point adder and multiplier based on residue number system
by: Lim, Hue Hsean.
Published: (2012)

Design of Quaternary Logic Carry Look-Ahead Adder
by: Lohrasb, Nosratollah
Published: (2009)

Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders
by: Balasubramanian, Parvathavarthini, et al.
Published: (2018)

FPGA-Based Convolutional Neural Network Accelerator with Resource-Optimized Approximate Multiply-Accumulate Unit
by: Mannhee Cho, et al.
Published: (2021-11-01)

Fault Diagnosis On Vlsi Adder Circuits Using Artificial Neural Network
by: Pui , Min San
Published: (2015)

Performance Comparison of Carry-Lookahead and Carry-Select Adders Based on Accurate and Approximate Additions
by: Padmanabhan Balasubramanian, et al.
Published: (2018-12-01)

Performance analysis of Ternary Adder and Ternary Multiplier without using Encoders and Decoders
by: C. Venkataiah, et al.
Published: (2023-01-01)

FPGA Implementation of a Resource Efficient Vedic Multiplier using SPST Adders
by: K. V. Gowreesrinivas, et al.
Published: (2023-06-01)

High-Speed and Energy-Efficient Carry Look-Ahead Adder
by: Padmanabhan Balasubramanian, et al.
Published: (2022-08-01)

High-speed and energy-efficient carry look-ahead adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2022)

VLSI implementation of kogge stone adder /
by: Lee, Mei Xiang, 1994-, author, et al.
Published: (2017)

Low-Power Pass-Transistor Logic-Based Full Adder and 8-Bit Multiplier
by: Ningyuan Yin, et al.
Published: (2023-07-01)

Design of canonical signed digit multiplier using spurious power suppression technique adder
by: Jayalakshmi K. P., et al.
Published: (2023-07-01)

Implementation and self-checking of different adder circuits
by: Hassan, Hasliza
Published: (2020)

Stochastic Adder Circuits with Improved Entropy Output
by: Mateja Batelić, et al.
Published: (2023-11-01)

High-speed and energy-efficient asynchronous carry look-ahead adder.
by: Padmanabhan Balasubramanian, et al.
Published: (2023-01-01)

High-speed and energy-efficient asynchronous carry look-ahead adder
by: Padmanabhan Balasubramanian, et al.
Published: (2023-01-01)

High-speed and energy-efficient asynchronous carry look-ahead adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2023)

Efficient and Power-Aware Design of a Novel Sparse Kogge-Stone Adder using Hybrid Carry Prefix Generator Adder
by: KHAN, A., et al.
Published: (2024-02-01)

Low power robust early output asynchronous block carry lookahead adder with redundant carry logic
by: Balasubramanian, Padmanabhan, et al.
Published: (2018)

Quantum Modular Adder over <i>GF</i>(2<sup><i>n</i></sup> − 1) without Saving the Final Carry
by: Aeyoung Kim, et al.
Published: (2021-03-01)

Carry-Propagation-Adder-Factored Gemmini Systolic Array for Machine Learning Acceleration
by: Kashif Inayat, et al.
Published: (2021-03-01)