Resource Efficient LDPC Decoders : From Algorithms to Hardware Architectures /
This book takes a practical hands-on approach to developing low complexity algorithms and transforming them into working hardware. It follows a complete design approach - from algorithms to hardware architectures - and addresses some of the challenges associated with their design, providing insight...
Main Authors: | Chandrasetty, Vikram Arkalgud, author 649815, Aziz, Syed Mahfuzul, author 649816, ScienceDirect (Online service) 7722 |
---|---|
Format: | software, multimedia |
Language: | eng |
Published: |
London : Academic Press, an imprint of Elsevier,
2018
|
Subjects: | |
Online Access: | https://www.sciencedirect.com/science/book/9780128112557 |
Similar Items
-
Implementation of reconfigurable viterbi decoders in hardware /
by: Mohamed Farid Noor Batcha, 1980-, et al.
Published: (2010) -
Implementation of reconfigurable viterbi decoders in hardware [electronic resource] /
by: Mohamed Farid Noor Batcha, 1980-, et al.
Published: (2010) -
Low-Complexity Architecture for High-Speed 50G-PON LDPC Decoder
by: Kon-Woo Kwon, et al.
Published: (2025-01-01) -
Efficient storage method for FPGA-based partially parallel QC-LDPC decoder
by: Rui-jia YUAN, et al.
Published: (2012-11-01) -
Learning strategies for neural min-sum decoding of LDPC codes
by: Hyeyeon Na, et al.
Published: (2025-02-01)