Algorithms and parallel VLSI architecture II : proceedings /
57
Main Authors: | International Workshop on Algorithms and Parallel VLSI Architectures (2nd: 1991 : Chateau de Bonas, France), Quinton, P., Robert, Yves |
---|---|
Format: | |
Published: |
Amsterdam : Elsevier,
1992
|
Subjects: |
Similar Items
-
VLSI : algorithms and architectures /
by: International Workshop on Parallel Computing and VLSI (1984 : Amalfi, Italy), et al.
Published: (1985) -
Algorithms and Architectures for Parallel Processing [electronic resource] : 7th International Conference, ICA3PP 2007, Hangzhou, China, June 11-14, 2007: Proceedings /
by: International Conference on Algorithms and Architectures for Parallel Processing (7th : 2007 : Hangzhou, China), et al.
Published: (2007) -
Parallel processing architecture and VLSI hardware /
by: 276774 Decegama, Angel L.
Published: (1989) -
VLSI design of 8X8 BIT unsigned parallel multiplier using L. Dadda reduction tree method /
by: 400179 Fadzlan Mohamad, et al.
Published: (2004) -
Proceedings of the PARLE'91 : parallel architectures and languages Europe /
by: PARLE'91 Conference (1991 : The Netherlands), et al.
Published: (1991)