POWER MINIMIZATION FOR SCAN-BASED TESTING USING LOW-POWER INTEGRATED DESIGN-FOR-TESTABILITY /

POWER MINIMIZATION FOR SCAN-BASED TESTING USING LOW-POWER INTEGRATED DESIGN-FOR-TESTABILITY /

Show other versions (1)

Bibliographic Details
Main Authors:	Mahshid Mojtabavi Naeini, author 654554, Ooi, Chia Yee, supervisor 486773, Sreedharan Baskara Dass, supervisor 638204, Fakulti Teknologi dan Informatik Razak 619091
Format:	text
Language:	eng
Published:	Johor Bahru, Johor : Universiti Teknologi Malaysia, 2017

Similar Items

POWER MINIMIZATION FOR SCAN-BASED TESTING USING LOW-POWER INTEGRATED DESIGN-FOR-TESTABILITY /
by: Mahshid Mojtabavi Naeini, author 654554, et al.
Published: (2017)

Self-testable discrete wavelet transform system-on-chip /
by: Leong, Wei Sun, 1988-, author, et al.
Published: (2011)

Self-testable discrete wavelet transform system-on-chip [electronic resource] /
by: Leong, Wei Sun, 1988-, author, et al.
Published: (2011)

Design for testability method at register transfer level /
by: Norlina Paraman, 1980-, author 441380, et al.
Published: (2016)

Implementation of ballast methodology in design for testability (DFT) for sequential circuit /
by: 262243 Siti Nadiahtul Khairunnisa Nasron, et al.
Published: (2008)

Design for testability method at register transfer level [electronic resource] /
by: Norlina Paraman, 1980-, author 441380, et al.
Published: (2016)

On Separation by Locally Testable and Locally Threshold Testable Languages
by: Thomas Place, et al.
Published: (2014-09-01)

Object-oriented test pattern generator and logic simulator for combinational circuits / [cakera padat]
by: 486773 Ooi, Chia Yee
Published: (2004)

Object-oriented test pattern generator and logic simulator for combinational circuits /
by: 486773 Ooi, Chia Yee
Published: (2003)

Direct digital control application towards controlling speed of DC servomotor /
by: 486773 Ooi, Chia Yee
Published: (2001)

Intellectual property authentication by watermarking scan chain in design-for-testability flow
by: Cui, Aijiao, et al.
Published: (2010)

System-on-chip (SoC) testing using adhoc high-level design for-testability method /
by: Cheng, Chen Kong, 1977-, et al.
Published: (2009)

Junta Correlation is Testable
by: De, Anindya, et al.
Published: (2021)

Yes, the APT is testable /
by: 273572 Dybvig, Philip H.

Quantum Locally Testable Codes
by: Aharonov, Dorit, et al.
Published: (2016)

Exposing testability in GUI objects
by: Hock, Joel M. (Joel Michael), 1977-
Published: (2014)

Testability of linear-invariant properties
by: Bhattacharyya, Arnab
Published: (2012)

LSI/VLSI testability design /
by: 438910 Tsui, Frank F.
Published: (1986)

Design of testable logic circuits /
by: 373238 Bennets, R. G.
Published: (1984)

Designing for testability of avionic systems/
by: 445161 Kong, K. W.
Published: (1980)

Piecewise testable tree languages
by: Mikołaj Bojańczyk, et al.
Published: (2012-09-01)

Application specific integrated circuit design of pan-and-tompkins pre-processing algorithm for high efficiency electrocardiogram monitor /
by: Lim, Jia Hui, 1996-, author 638205, et al.
Published: (2020)

Object oriented testability quality model for model based testing /
by: Pourya Nikfard, 1982-, author 600857, et al.
Published: (2020)

Object oriented testability quality model for model based testing /
by: Pourya Nikfard, 1982-, author 600857, et al.
Published: (2020)

Test Generation Guided Design for Testability
by: Wu, Peng
Published: (2004)

Which distribution distances are sublinearly testable?
by: Daskalakis, C, et al.
Published: (2022)

Digital systems testing and testable design /
by: 190964 Abramovici, Miron, et al.
Published: (1990)

Advanced VLSI Design and Testability Issues /
by: Tripathi, Suma Lata, editor., et al.
Published: (2020)

Designer's guide to testable asic devices /
by: 359508 Needham, Wayne Maurice
Published: (1991)

Earthquakes : models, statistics, testable forecasts /
by: Kagan, Yan Y., author
Published: (2014)

Partially Ordered Automata and Piecewise Testability
by: Tomáš Masopust, et al.
Published: (2021-05-01)

Testability method at register transfer level (RTL) and gate level /
by: Ng, Ka Huat, 1995-, author, et al.
Published: (2019)

Testability method at register transfer level (RTL) and gate level /
by: Ng, Ka Huat, 1995-, author, et al.
Published: (2019)

HYBRID ENERGY HARVESTER USING OPTIMISED PIEZOELECTRIC AND SOLAR POWER FOR SELF-POWERED GLOBAL POSITIONING TRACKING SYSTEM/
by: Mohd. Ismifaizul Mohd. Ismail, 1981-, author 617771, et al.
Published: (2022)

HYBRID ENERGY HARVESTER USING OPTIMISED PIEZOELECTRIC AND SOLAR POWER FOR SELF-POWERED GLOBAL POSITIONING TRACKING SYSTEM/
by: Mohd. Ismifaizul Mohd. Ismail, 1981-, author 617771, et al.
Published: (2022)

MAXIMUM POWER POINT TRACKING USING IMPROVED PERTURB AND OBSERVE TECHNIQUE STAND-ALONE PHOTOVOLTAIC SYSTEM /
by: Asban Dolah, 1966-, author 654300, et al.
Published: (2021)

MAXIMUM POWER POINT TRACKING USING IMPROVED PERTURB AND OBSERVE TECHNIQUE STAND-ALONE PHOTOVOLTAIC SYSTEM /
by: Asban Dolah, 1966-, author 654300, et al.
Published: (2021)

Locally Testable Codes Require Redundant Testers
by: Viderman, Michael, et al.
Published: (2010)

Partially Symmetric Functions Are Efficiently Isomorphism Testable
by: Blais, Eric, et al.
Published: (2015)

Automation of the design for testability using logic programming /
by: 361003 Horstmann, Paul William
Published: (1983)