An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array /

Similar Items

• An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array /
  by: Alireza Monemi, 1983-, author 511782, et al.
  Published: (2016)
• Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique
  by: Alireza Monemi, et al.
  Published: (2015-01-01)
• Event-driven spiking neural networks using asynchronous-logic network-on-chip routers in field programmable gate array (FPGA)
  by: Wu, Si
  Published: (2023)
• A field programmable gate array-based crytographic system-on-chip /
  by: 230195 Norashikin M. Thamrin, et al.
  Published: (2007)
• Network processing multi-processor system-on-chip on field programmable gate array /
  by: Yiew, Kah Yee, 1994-, author, et al.
  Published: (2017)