An enhanced low latency network-on-chip router optimized for prototyping on field programmable gate array /
Main Authors: | , |
---|---|
Format: | text |
Language: | eng |
Published: |
Johor Bahru, Johor : Universiti Teknologi Malaysia,
2016
|
Search Result 1