Parallel Huffman decoder with an optimize look up table option on FPGA /

Míreanna comhchosúla

• Parallel Huffman decoder with an optimized look up table option on FPGA
  de réir: Aspar, Zulfakar, et al.
  Foilsithe / Cruthaithe: (2000)
• Implementation of image compression algorithm using field programmable gate array (FPGA) /
  de réir: 323411 Zulfakar Aspar
  Foilsithe / Cruthaithe: (1999)
• Ladder logic processor for programmable logic controllers (PLC) on fileld programmable gated array (FPGA) /
  de réir: 268967 Chua, Clarence Kim Soon, et al.
  Foilsithe / Cruthaithe: (2007)
• Shortest path processor using FPGA /
  de réir: 259595 Rizal Kasyrno Ghazali
  Foilsithe / Cruthaithe: (1999)
• Preliminary FPGA implementation on adaptive modulation /
  de réir: 366524 Mohd. Hafizsyafuddin Suhaimi, et al.
  Foilsithe / Cruthaithe: (2008)