Implementation of image compression algorithm using field programmable gate array (FPGA) /

Ítems similars

• Ladder logic processor for programmable logic controllers (PLC) on fileld programmable gated array (FPGA) /
  per: 268967 Chua, Clarence Kim Soon, et al.
  Publicat: (2007)
• Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA) /
  per: 226850 Abdul Aziz Abdul Rahman
  Publicat: (2003)
• Programmable logic contoller (PLC) on field programmable gate array (FPGA) /
  per: 252342 Chow, Yau Shen, et al.
  Publicat: (2007)
• Field programmable gate array (FPGA) based programmable logic controller (PLC) /
  per: 247978 Chey, Kun Mun
  Publicat: (2006)
• Development and analysis of field programmable gate array circuits /
  per: 386396 Durvan Subramaniam
  Publicat: (2001)