Implementation of image compression algorithm using field programmable gate array (FPGA) /
Thesis (Master of Engineering (Electrical)) - Universiti Teknologi Malaysia, 1999
Main Author: | 323411 Zulfakar Aspar |
---|---|
Format: | text |
Language: | eng |
Published: |
Skudai : Universiti Teknologi Malaysia,
1999
|
Subjects: |
Similar Items
-
Ladder logic processor for programmable logic controllers (PLC) on fileld programmable gated array (FPGA) /
by: 268967 Chua, Clarence Kim Soon, et al.
Published: (2007) -
Design and implementation of 16 bit DSP core processor using field programmable gate array (FPGA) /
by: 226850 Abdul Aziz Abdul Rahman
Published: (2003) -
Programmable logic contoller (PLC) on field programmable gate array (FPGA) /
by: 252342 Chow, Yau Shen, et al.
Published: (2007) -
Field programmable gate array (FPGA) based programmable logic controller (PLC) /
by: 247978 Chey, Kun Mun
Published: (2006) -
Development and analysis of field programmable gate array circuits /
by: 386396 Durvan Subramaniam
Published: (2001)