Development of a rapid-prototyping VHDL design environment with test case implementation of a JPEG decompression module /
Thesis (Master of Engineering (Electrical)) - Universiti Teknologi Malaysia, 2000
Main Author: | 370048 Koay, Kah Hoe |
---|---|
Format: | |
Language: | eng |
Published: |
Skudai : Universiti Teknologi Malaysia,
2000
|
Subjects: |
Similar Items
-
VHDL module generator [UTM journal article] : a rapid-prototyping design entry tool for digital ASICS /
by: Mohamed Khalil Mohd. Hani 608642, et al. -
A VHDL module generator for fast prototyping of multimedia data processing ASICs /
by: Mohamed Khalil Mohd. Hani 608642, et al.
Published: (1999) -
VHDL implementation of RC5 cryptography /
by: 202969 Puvanesvaran Rangasamy
Published: (2002) -
Implementation of vhdl in controlling robotic movement /
by: 425105 Humadevi Sivasamy
Published: (2002) -
VHDL implementation of pipelined DLX microprocessor /
by: 373315 Ignatius Edmond Anthony, et al.
Published: (2008)