Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing /
Thesis (Sarjana Kejuruteraan (Elektrik)) - Universiti Teknologi Malaysia, 2007
Main Author: | Ch'ng, Heng Sun |
---|---|
Format: | |
Language: | eng |
Published: |
Skudai : Universiti Teknologi Malaysia,
2007
|
Subjects: | |
Online Access: | http://www.psz.utm.my/sla/billing/login.asp?mid=50973 |
Similar Items
-
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing [electronic resource] /
by: Ch'ng, Heng Sun
Published: (2007) -
Graph processing hardware accelerator for shortest path algorithms in nanometer very large-scale integration interconnect routing
by: Ch'ng, Heng Sun
Published: (2007) -
Hardware-accelerated shortest path computation
by: Yeo, Wei Jie
Published: (2016) -
Identifying the Shortest Path of a Semidirected Graph and Its Application
by: Rakhi Das, et al.
Published: (2022-12-01) -
A graph algorithm for the time constrained shortest path
by: Pan Liu, et al.
Published: (2022-12-01)