An adjustable 0.3 V current winner‐take‐all circuit for analogue neural networks
Abstract This letter presents an upgraded winner‐take‐all (WTA) circuit that is capable of operating under low‐voltage supplies. The proposed circuit re‐configures the basic loop of a conventional WTA through an auxiliary transistor to decrease the dropped voltage across the tail current. This recon...
Main Authors: | Meysam Akbari, Ting‐I Chou, Kea‐Tiong Tang |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2021-08-01
|
Series: | Electronics Letters |
Subjects: | |
Online Access: | https://doi.org/10.1049/ell2.12156 |
Similar Items
-
A novel self‐timing CMOS first‐edge take‐all circuit for on‐chip communication systems
by: Saleh Abdelhafeez, et al.
Published: (2023-07-01) -
A low‐voltage and low‐power current‐mode winner‐take‐all (maximum) circuit
by: Hossein Yaghoobzadeh Shadmehri, et al.
Published: (2023-10-01) -
BPF-Based Thermal Sensor Circuit for On-Chip Testing of RF Circuits
by: Josep Altet, et al.
Published: (2021-01-01) -
Digital Integrated Circuits Design Based Genetic Algorithm
by: Ryadh A. Kadhim
Published: (2010-06-01) -
A self‐biased and all‐in‐one voltage and current reference
by: Yuanfei Wang, et al.
Published: (2021-01-01)