Synapse-Neuron-Aware Training Scheme of Defect-Tolerant Neural Networks with Defective Memristor Crossbars
To overcome the limitations of CMOS digital systems, emerging computing circuits such as memristor crossbars have been investigated as potential candidates for significantly increasing the speed and energy efficiency of next-generation computing systems, which are required for implementing future AI...
Main Authors: | Jiyong An, Seokjin Oh, Tien Van Nguyen, Kyeong-Sik Min |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-02-01
|
Series: | Micromachines |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-666X/13/2/273 |
Similar Items
-
Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training
by: Khoa Van Pham, et al.
Published: (2019-04-01) -
Memristor Crossbar Circuits Implementing Equilibrium Propagation for On-Device Learning
by: Seokjin Oh, et al.
Published: (2023-07-01) -
Research on the Impact of Data Density on Memristor Crossbar Architectures in Neuromorphic Pattern Recognition
by: Minh Le, et al.
Published: (2023-10-01) -
Area-Efficient Mapping of Convolutional Neural Networks to Memristor Crossbars Using Sub-Image Partitioning
by: Seokjin Oh, et al.
Published: (2023-01-01) -
Memristor-CMOS Hybrid Neuron Circuit with Nonideal-Effect Correction Related to Parasitic Resistance for Binary-Memristor-Crossbar Neural Networks
by: Tien Van Nguyen, et al.
Published: (2021-07-01)