High-Performance On-Chip Racetrack Resonator Based on GSST-Slot for In-Memory Computing
The data shuttling between computing and memory dominates the power consumption and time delay in electronic computing systems due to the bottleneck of the von Neumann architecture. To increase computational efficiency and reduce power consumption, photonic in-memory computing architecture based on...
Main Authors: | Honghui Zhu, Yegang Lu, Linying Cai |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-02-01
|
Series: | Nanomaterials |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-4991/13/5/837 |
Similar Items
-
An energy-efficient 10T SRAM in-memory computing macro for artificial intelligence edge processor
by: Anil Kumar Rajput, et al.
Published: (2023-10-01) -
Scalable 2T2R Logic Computation Structure: Design From Digital Logic Circuits to 3-D Stacked Memory Arrays
by: Zongxian Yang, et al.
Published: (2022-01-01) -
The Memorism Processor: Towards a Memory-Based Artificially Intelligence Complementing the von Neumann Architecture
by: Katsumi Inoue, et al.
Published: (2017-11-01) -
A Survey of Universal Quantum von Neumann Architecture
by: Yuan-Ting Liu, et al.
Published: (2023-08-01) -
Digital in-memory stochastic computing architecture for vector-matrix multiplication
by: Shady Agwa, et al.
Published: (2023-07-01)