Asynchronous Deterministic Network Based on the DiffServ Architecture

In this study, we propose a scalable framework that guarantees both latency and jitter bounds in large networks, including the Internet. The framework is composed of two parts: a latency-guaranteeing network and a jitter-guaranteeing end system. For latency bounds, we suggest regulators per class pe...

Full description

Bibliographic Details
Main Authors: Jinoo Joung, Juhyeok Kwon, Jeong-Dong Ryoo, Taesik Cheung
Format: Article
Language:English
Published: IEEE 2022-01-01
Series:IEEE Access
Subjects:
Online Access:https://ieeexplore.ieee.org/document/9693961/
_version_ 1818939420229763072
author Jinoo Joung
Juhyeok Kwon
Jeong-Dong Ryoo
Taesik Cheung
author_facet Jinoo Joung
Juhyeok Kwon
Jeong-Dong Ryoo
Taesik Cheung
author_sort Jinoo Joung
collection DOAJ
description In this study, we propose a scalable framework that guarantees both latency and jitter bounds in large networks, including the Internet. The framework is composed of two parts: a latency-guaranteeing network and a jitter-guaranteeing end system. For latency bounds, we suggest regulators per class per input–output port pair of the DiffServ-type relay nodes. For jitter bounds, based on the guaranteed latency bounds, we suggest time-stamping and buffers at the network egress edge. The framework does not require network-wide time synchronization, frequency synchronization, flow state maintenance, or flow-level queuing/scheduling. Therefore, the complexity does not increase as the number of flows or network size increases. Moreover, the framework is based on the DiffServ architecture; therefore, it requires minimal modification to the current Internet. We demonstrate that the proposed regulators can achieve latency bounds comparable to the IEEE asynchronous traffic shaping technique. We prove that the jitter is bounded even with realistic limitations such as buffers without cut-through capability. We also prove that in the presence of clock drift, the jitter can still be upper bounded with a suggested compensation algorithm. We demonstrate through experiments on simple programmable microcontrollers that the jitter upper bound can be within a few tens of microseconds, even in a realistic situation with store-and-forward buffers, clock drift, and random network delays.
first_indexed 2024-12-20T06:23:28Z
format Article
id doaj.art-049560802e60422e84c66b652168d7ed
institution Directory Open Access Journal
issn 2169-3536
language English
last_indexed 2024-12-20T06:23:28Z
publishDate 2022-01-01
publisher IEEE
record_format Article
series IEEE Access
spelling doaj.art-049560802e60422e84c66b652168d7ed2022-12-21T19:50:21ZengIEEEIEEE Access2169-35362022-01-0110150681508310.1109/ACCESS.2022.31463989693961Asynchronous Deterministic Network Based on the DiffServ ArchitectureJinoo Joung0https://orcid.org/0000-0003-3053-9691Juhyeok Kwon1https://orcid.org/0000-0001-7642-4422Jeong-Dong Ryoo2https://orcid.org/0000-0002-6064-9157Taesik Cheung3Department of Human-Centered Artificial Intelligence, Sangmyung University, Seoul, South KoreaDepartment of Intelligence Information Engineering, Sangmyung University, Seoul, South KoreaElectronics and Telecommunications Research Institute (ETRI), Daejeon, South KoreaElectronics and Telecommunications Research Institute (ETRI), Daejeon, South KoreaIn this study, we propose a scalable framework that guarantees both latency and jitter bounds in large networks, including the Internet. The framework is composed of two parts: a latency-guaranteeing network and a jitter-guaranteeing end system. For latency bounds, we suggest regulators per class per input–output port pair of the DiffServ-type relay nodes. For jitter bounds, based on the guaranteed latency bounds, we suggest time-stamping and buffers at the network egress edge. The framework does not require network-wide time synchronization, frequency synchronization, flow state maintenance, or flow-level queuing/scheduling. Therefore, the complexity does not increase as the number of flows or network size increases. Moreover, the framework is based on the DiffServ architecture; therefore, it requires minimal modification to the current Internet. We demonstrate that the proposed regulators can achieve latency bounds comparable to the IEEE asynchronous traffic shaping technique. We prove that the jitter is bounded even with realistic limitations such as buffers without cut-through capability. We also prove that in the presence of clock drift, the jitter can still be upper bounded with a suggested compensation algorithm. We demonstrate through experiments on simple programmable microcontrollers that the jitter upper bound can be within a few tens of microseconds, even in a realistic situation with store-and-forward buffers, clock drift, and random network delays.https://ieeexplore.ieee.org/document/9693961/Bufferdeterministic networkDiffServjitterlatencyregulator
spellingShingle Jinoo Joung
Juhyeok Kwon
Jeong-Dong Ryoo
Taesik Cheung
Asynchronous Deterministic Network Based on the DiffServ Architecture
IEEE Access
Buffer
deterministic network
DiffServ
jitter
latency
regulator
title Asynchronous Deterministic Network Based on the DiffServ Architecture
title_full Asynchronous Deterministic Network Based on the DiffServ Architecture
title_fullStr Asynchronous Deterministic Network Based on the DiffServ Architecture
title_full_unstemmed Asynchronous Deterministic Network Based on the DiffServ Architecture
title_short Asynchronous Deterministic Network Based on the DiffServ Architecture
title_sort asynchronous deterministic network based on the diffserv architecture
topic Buffer
deterministic network
DiffServ
jitter
latency
regulator
url https://ieeexplore.ieee.org/document/9693961/
work_keys_str_mv AT jinoojoung asynchronousdeterministicnetworkbasedonthediffservarchitecture
AT juhyeokkwon asynchronousdeterministicnetworkbasedonthediffservarchitecture
AT jeongdongryoo asynchronousdeterministicnetworkbasedonthediffservarchitecture
AT taesikcheung asynchronousdeterministicnetworkbasedonthediffservarchitecture