Analysis of Pre-Driver and Last-Stage Power—Ground-Induced Jitter at Different PVT Corners
This paper presents the study of power/ground (P/G) supply-induced jitter (PGSIJ) on a cascaded inverter output buffer. The PGSIJ analysis covers the IO buffer transient simulation under P/G supply voltage variation at three process, voltage, and temperature (PVT) corners defined at different workin...
Main Authors: | Malek Souilem, Rui Melicio, Wael Dghais, Hamdi Belgacem, Eduardo Rodrigues |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2022-08-01
|
Series: | Sensors |
Subjects: | |
Online Access: | https://www.mdpi.com/1424-8220/22/17/6531 |
Similar Items
-
Neural-Network Based Modeling of I/O Buffer Predriver under Power/Ground Supply Voltage Variations
by: Malek Souilem, et al.
Published: (2021-09-01) -
Design Methodologies for Low-Jitter CMOS Clock Distribution
by: Xunjun Mo, et al.
Published: (2021-01-01) -
Satellite Jitter Estimation and Validation Using Parallax Images
by: Jun Pan, et al.
Published: (2017-01-01) -
Time Jitter Analysis of an Optical Signal Based on Gated On-Off Optical Sampling and Dual-Dirac Modeling
by: Tao Huang, et al.
Published: (2023-01-01) -
JitSCA: Jitter-based Side-Channel Analysis in Picoscale Resolution
by: Kai Schoos, et al.
Published: (2023-06-01)