An implementation of high speed Sobel based on CORDIC
The acceleration method proposed in this paper aims to improve the processing speed of image edge detection. On the basis of parallelism and pipeline technique, it works in the FPGA platform and uses extended data bits and the pipelined CORDIC algorithm covering all angles so that the efficiency of...
Main Authors: | Huang Hu, Yang Ding, Lei Yuhui, Xie Jiaxun, Cheng Shiyao, Zou Yu |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2018-09-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000090415 |
Similar Items
-
CORDIC Hardware Acceleration Using DMA-Based ISA Extension
by: Erez Manor, et al.
Published: (2022-01-01) -
Pipeline Implementation of the Unified CORDIC Algorithm in FPGA
by: Wilson Javier Peréz-Holguín, et al.
Published: (2022-04-01) -
FPGA-Based Implementation of Low Complexity CORDIC-Based Scalable Complex QR Decomposition for MIMO-OFDM Systems
by: F. Asghariyehlou, et al.
Published: (2022-06-01) -
Design of DDS based on Hybird-CORDIC Architecture
by: Yubin Zhang, et al.
Published: (2011-05-01) -
A PARALLEL AND PIPELINED ARCHITECTURE FOR CORDIC ALGORITHM
by: Ellapan V, et al.
Published: (2019-12-01)