Fast Frame Synchronization Design and FPGA Implementation in SF-BOTDA
To address the issues of high time consumption of frame synchronization involved in a scanning-free Brillouin optical time-domain analysis (SF-BOTDA) system, a fast frame synchronization algorithm based on incremental updating was proposed. In comparison to the standard frame synchronization algorit...
Main Authors: | Qiuyi Pan, Xincheng Huang, Rui Min, Weiping Liu |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-02-01
|
Series: | Photonics |
Subjects: | |
Online Access: | https://www.mdpi.com/2304-6732/7/1/17 |
Similar Items
-
FPGA Implementation of a Frame Synchronization Algorithm for Powerline Communications
by: S. Tsakiris, et al.
Published: (2009-09-01) -
FPGA implementation of video frame grabber /
by: 362340 Ng, Bee Yee
Published: (2000) -
Shortest path processor using FPGA /
by: 259595 Rizal Kasyrno Ghazali
Published: (1999) -
FPGA Implementation of Distance-Independent Symbol Timing Synchronization in IM/DD OFDM-PON
by: Xiaoyi Chen, et al.
Published: (2019-01-01) -
FPGA based data acquisition /
by: Loh, Shu Ting, 1993- , author, et al.
Published: (2017)