DESIGN OF FFT ARCHITECTURE USING KOGGE STONE ADDER

DESIGN OF FFT ARCHITECTURE USING KOGGE STONE ADDER

An efficient Fast Fourier Transform (FFT) algorithm is used in the Orthogonal Frequency Division Multiplexing (OFDM) applications in order to compute the discrete Fourier transform. Also, a Single Path Delay Feedback (SDF) which is pipeline FFT architecture is used for faster performance to achieve...

Full description

Bibliographic Details
Main Authors:	Rambabu Nusullapalli, Vaishnavi N
Format:	Article
Language:	English
Published:	XLESCIENCE 2018-12-01
Series:	International Journal of Advances in Signal and Image Sciences
Subjects:	fft, sdf, kogge stone parallel prefix adder, booth multiplier, xilinx
Online Access:	https://xlescience.org/index.php/IJASIS/article/view/34

Similar Items

Dual-field modular multiplier using Kogge-Stone adder
by: Yang Danyang, et al.
Published: (2019-08-01)

Power Efficient Tiny Yolo CNN Using Reduced Hardware Resources Based on Booth Multiplier and WALLACE Tree Adders
by: Fasih Ud Din Farrukh, et al.
Published: (2020-01-01)

A PROPOSED METHOD OF IMPLEMENTATION OF AN OPTIMAL FAST AND VERY LOW COST ADDER BY USING XILINX FPGA
by: w.a Mahmoud, et al.
Published: (2003-06-01)

Modified 32-Bit Shift-Add Multiplier Design for Low Power Application
by: R. Pinto
Published: (2020-12-01)

VLSI ARCHITECTURE FOR IMAGE COMPRESSION THROUGH ADDER MINIMIZATION TECHNIQUE AT DCT STRUCTURE
by: N.R. Divya, et al.
Published: (2014-08-01)

FPGA Implementation of a Novel Multifunction Modulo (2<i><sup>n</sup></i> ± 1) Multiplier Using Radix-4 Booth Encoding Scheme
by: Chao-Tsung Kuo, et al.
Published: (2023-09-01)

VLSI implementation of kogge stone adder /
by: Lee, Mei Xiang, 1994-, author, et al.
Published: (2017)

VLSI implementation of kogge stone adder /
by: Lee, Mei Xiang, 1994-, author
Published: (2017)

An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic
by: Shoba Mohan, et al.
Published: (2017-06-01)

Custom VLSI design of Kogge Stone Adder /
by: Nurul Nazikha Ab. Rahim, 1995-, author, et al.
Published: (2018)

Custom VLSI design of Kogge Stone Adder /
by: Nurul Nazikha Ab. Rahim, 1995-, author
Published: (2018)

Performance Improvement of SIMD Processor for High-Speed end Devices in IoT Operation Based on Reversible Logic with Hybrid Adder Configuration
by: Vinoth Kumar Kalimuthu*, et al.
Published: (2022-01-01)

Low Cost Reversible Signed Converter
by: Wisam Haitham Abbood
Published: (2009-12-01)

A High-Speed Parallel Architecture for Ripple Carry Adder with Fault Detection and Localization
by: Muhammad Ali Akbar, et al.
Published: (2021-07-01)

Novel reversible CLA, optimized RCA and parallel adder/subtractor circuits
by: Gharajeh Mohammad Samadi, et al.
Published: (2020-01-01)

Efficient and Power-Aware Design of a Novel Sparse Kogge-Stone Adder using Hybrid Carry Prefix Generator Adder
by: KHAN, A., et al.
Published: (2024-02-01)

A Low Power Radix-4 Booth Multiplier With Pre-Encoded Mechanism
by: Yen-Jen Chang, et al.
Published: (2020-01-01)

Fast Mux-based Adder with Low Delay and Low PDP
by: H. Tavakolaee, et al.
Published: (2019-07-01)

VkFFT-A Performant, Cross-Platform and Open-Source GPU FFT Library
by: Dmitrii Tolmachev
Published: (2023-01-01)

Design and Analysis of Full Adder Using 0.6 Micron CMOS Technology
by: Lee Chen Fei, et al.
Published: (2023-02-01)

HI-FFT: Heterogeneous Parallel In-Place Algorithm for Large-Scale 2D-FFT
by: Homin Kang, et al.
Published: (2021-01-01)

A PARALLEL AND PIPELINED ARCHITECTURE FOR CORDIC ALGORITHM
by: Ellapan V, et al.
Published: (2019-12-01)

DESIGN AND ANALYSIS OF LOW POWER MULTIPLY AND ACCUMULATE UNIT USING PIXEL PROPERTIES REUSABILITY TECHNIQUE FOR IMAGE PROCESSING SYSTEMS
by: M. Madheswaran, et al.
Published: (2012-08-01)

Array Multipliers for High Throughput in Xilinx FPGAs with 6-Input LUTs
by: E. George Walters
Published: (2016-09-01)

Performance analysis of 4-bit ternary adder and multiplier using CNTFET for high speed arithmetic circuits
by: C. Venkataiah, et al.
Published: (2023-01-01)

Wide word‐length carry‐select adder design using ripple carry and carry look‐ahead method based hybrid 4‐bit carry generator
by: Mehedi Hasan, et al.
Published: (2024-02-01)

Decimal Multiplication in FPGA with a Novel Decimal Adder/Subtractor
by: Mário P. Véstias, et al.
Published: (2021-06-01)

Low-Power Pass-Transistor Logic-Based Full Adder and 8-Bit Multiplier
by: Ningyuan Yin, et al.
Published: (2023-07-01)

Post algebras and ternary adders
by: Daniel Etiemble
Published: (2023-03-01)

An 8-bit Radix-4 Non-Volatile Parallel Multiplier
by: Chengjie Fu, et al.
Published: (2021-09-01)

Design of efficient binary multiplier architecture using hybrid compressor with FPGA implementation
by: V. Thamizharasan, et al.
Published: (2024-04-01)

Real-time fault tolerant full adder design for critical applications
by: Pankaj Kumar, et al.
Published: (2016-09-01)

A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells
by: Arezoo Dabaghi Zarandi, et al.
Published: (2020-01-01)

RECONSTRUCTION OF EXISTING LIVESTOCK FEED PRODUCTION PLANTS BY ADDING A HYDRAULIC ADDER
by: D. Kiš, et al.
Published: (2007-06-01)

Asynchronous carry select adders
by: P. Balasubramanian
Published: (2017-06-01)

Design and simulation of Penternary adder based on GNRFET
by: Mahdieh Nayeri, et al.
Published: (2021-01-01)

Booth Encoded Bit-Serial Multiply-Accumulate Units with Improved Area and Energy Efficiencies
by: Xiaoshu Cheng, et al.
Published: (2023-05-01)

Design, implementation and performance comparison of multiplier topologies in power-delay space
by: Mansi Jhamb, et al.
Published: (2016-03-01)

SERIAL ADDER BASED MULTIPLICATION AND ACCUMULATION UNIT (MAC)
by: Raj Mohan M, et al.
Published: (2017-06-01)

Power Optimization of Binary Multiplier Based on FPGA
by: Fadi Nasser, et al.
Published: (2021-10-01)