A D-Band Amplifier in 65 nm Bulk CMOS for Short-Distance Data Center Communication
A novel pole-tuning technique with T-type network for interstage bandwidth extension is proposed in this paper. By exploiting the proposed technique in interstage of amplifiers, the transfer function of each stage exhibits two dominant poles, achieving a flat gain-frequency response over an ultrawid...
Main Authors: | Jiang Luo, Jin He, Guangyin Feng, Alit Apriyana, Ya Fang, Zhe Xue, Qijun Huang, Hao Yu |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2018-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8468147/ |
Similar Items
-
A D-band amplifier in 65 nm bulk CMOS for short-distance data center communication
by: Huang, Qijun, et al.
Published: (2018) -
A 16.4-dBm 20.3% PAE 22-dB Gain 77 GHz Power Amplifier in 65-nm CMOS Technology
by: Van-Son Trinh, et al.
Published: (2021-01-01) -
A 19.6–39.4 GHz Broadband Low Noise Amplifier Based on Triple-Coupled Technique and T-Coil Network in 65-nm CMOS
by: Jiayue Wan, et al.
Published: (2022-06-01) -
A 24-GHz RF Transmitter in 65-nm CMOS for In-Cabin Radar Applications
by: Suyeon Lee, et al.
Published: (2020-11-01) -
Research progress of millimeter wave CMOS RF power amplifier for 5G applications
by: Peng Lin, et al.
Published: (2019-03-01)