Low-Power FPGA Implementation of Convolution Neural Network Accelerator for Pulse Waveform Classification
In pulse waveform classification, the convolution neural network (CNN) shows excellent performance. However, due to its numerous parameters and intensive computation, it is challenging to deploy a CNN model to low-power devices. To solve this problem, we implement a CNN accelerator based on a field-...
Main Authors: | Chuanglu Chen, Zhiqiang Li, Yitao Zhang, Shaolong Zhang, Jiena Hou, Haiying Zhang |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-08-01
|
Series: | Algorithms |
Subjects: | |
Online Access: | https://www.mdpi.com/1999-4893/13/9/213 |
Similar Items
-
Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01) -
An Accelerated FPGA-Based Parallel CNN-LSTM Computing Device
by: Xin Zhou, et al.
Published: (2024-01-01) -
FPGA Implementation of a Convolutional Neural Network and Its Application for Pollen Detection upon Entrance to the Beehive
by: Tomyslav Sledevič, et al.
Published: (2022-11-01) -
Review on FPGA-Based Accelerators in Deep Learning
by: LIU Tengda1, ZHU Junwen1, ZHANG Yiwen2+
Published: (2021-11-01) -
FPGA-based acceleration for binary neural networks in edge computing
by: Jin-Yu Zhan, et al.
Published: (2023-06-01)