Reduced Resolution Redundancy: A Novel Approximate Error Mitigation Technique
Error mitigation techniques, such as Triple Modular Redundancy, introduce very large overheads. To alleviate this overhead, approximate techniques can be used. In this work we propose a novel approximate error mitigation technique based on using redundant circuits with lower resolution. As a represe...
Main Authors: | Luis A. Garcia-Astudillo, Luis Entrena, Almudena Lindoso, Honorio Martin |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9715068/ |
Similar Items
-
A Fault Tolerant Voter for Approximate Triple Modular Redundancy
by: Tooba Arifeen, et al.
Published: (2019-03-01) -
FAC: A Fault-Tolerant Design Approach Based on Approximate Computing
by: Padmanabhan Balasubramanian, et al.
Published: (2023-09-01) -
Mathematical Modeling and Examination of the Effects of Structural Redundancy in а Class of Computer-Based Fault Tolerant Systems
by: Hristova Mariya
Published: (2016-06-01) -
A Static Analysis for the Minimization of Voters in Fault-Tolerant Circuits
by: Burlyaev, Dmitry, et al.
Published: (2018-05-01) -
Efficient fault-tolerant implementation of imprecision tolerant applications in nano scale error-prone VLSI technologies: A case study on fuzzy hardware
by: Hamid Reza Mahdiani, et al.
Published: (2020-04-01)