SC-DDPL as a Countermeasure against Static Power Side-Channel Attacks
With the continuous scaling of CMOS technology, which has now reached the 3 nm node at production level, static power begins to dominate the power consumption of nanometer CMOS integrated circuits. A novel class of security attacks to cryptographic circuits which exploit the correlation between the...
Main Authors: | Davide Bellizia, Riccardo Della Sala, Giuseppe Scotti |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-06-01
|
Series: | Cryptography |
Subjects: | |
Online Access: | https://www.mdpi.com/2410-387X/5/3/16 |
Similar Items
-
Gate-Level Hardware Countermeasure Comparison against Power Analysis Attacks
by: Erica Tena-Sánchez, et al.
Published: (2022-02-01) -
Hardware Countermeasures Benchmarking against Fault Attacks
by: Francisco Eugenio Potestad-Ordóñez, et al.
Published: (2022-02-01) -
Practical Evaluation of FSE 2016 Customized Encoding Countermeasure
by: Bhasin, Shivam, et al.
Published: (2018) -
CONFISCA: An SIMD-Based Concurrent FI and SCA Countermeasure with Switchable Performance and Security Modes
by: Ehsan Aerabi, et al.
Published: (2021-05-01) -
Maximal overlap discrete wavelet transform-based power trace alignment algorithm against random delay countermeasure
by: Saravanan Paramasivam, et al.
Published: (2022-06-01)