A High-Throughput Processor for GDN-Based Deep Learning Image Compression

A High-Throughput Processor for GDN-Based Deep Learning Image Compression

Deep learning-based image compression techniques can take advantage of the autoencoder’s benefits to achieve greater compression quality at the same bit rate as traditional image compression, which is more in line with user desires. Designing a high-performance processor that can increase the infere...

Full description

Bibliographic Details
Main Authors:	Hu Shao, Bingtao Liu, Zongpeng Li, Chenggang Yan, Yaoqi Sun, Tingyu Wang
Format:	Article
Language:	English
Published:	MDPI AG 2023-05-01
Series:	Electronics
Subjects:	deep learning image compression FPGA-based accelerator generalized divisive normalization high-throughput
Online Access:	https://www.mdpi.com/2079-9292/12/10/2289

Similar Items

MobileNets Can Be Lossily Compressed: Neural Network Compression for Embedded Accelerators
by: Se-Min Lim, et al.
Published: (2022-03-01)

Hardware Accelerated Compression of LIDAR Data Using FPGA Devices
by: Franc Novak, et al.
Published: (2013-05-01)

Large Field-Size Throughput/Area Accelerator for Elliptic-Curve Point Multiplication on FPGA
by: Ahmed Alhomoud, et al.
Published: (2023-01-01)

Hardware-friendly compression and hardware acceleration for transformer: A survey
by: Shizhen Huang, et al.
Published: (2022-08-01)

Efficient sequencing data compression and FPGA acceleration based on a two-step framework
by: Shifu Chen, et al.
Published: (2023-09-01)

An FPGA Based Implementation of a CFAR Processor Applied to a Pulse-Compression Radar System
by: S.Simić, et al.
Published: (2014-04-01)

Design and implementation of FPGA-based deep learning object detection system
by: Chen Chen, et al.
Published: (2019-08-01)

Blind normalization of public high-throughput databases
by: Sebastian Ohse, et al.
Published: (2019-11-01)

Elliptic-Curve Crypto Processor for RFID Applications
by: Muhammad Rashid, et al.
Published: (2021-07-01)

FPGA-Based Processor Acceleration for Image Processing Applications
by: Fahad Siddiqui, et al.
Published: (2019-01-01)

A Systematic Review of Hardware-Accelerated Compression of Remotely Sensed Hyperspectral Images
by: Amal Altamimi, et al.
Published: (2021-12-01)

Towards energy-efficient neural network calculations
by: E.S. Noskova, et al.
Published: (2022-02-01)

Large-Scale Deep Learning Framework on FPGA for Fingerprint-Based Indoor Localization
by: Chang Liu, et al.
Published: (2020-01-01)

Large Field-Size Elliptic Curve Processor for Area-Constrained Applications
by: Muhammad Rashid, et al.
Published: (2023-01-01)

High-Throughput FPGA-Based Hardware Accelerators for Deflate Compression and Decompression Using High-Level Synthesis
by: Morgan Ledwon, et al.
Published: (2020-01-01)

PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC
by: Rahimunnisa K., et al.
Published: (2013-12-01)

A High Throughput Hardware Architecture for Parallel Recursive Systematic Convolutional Encoders
by: Gabriele Meoni, et al.
Published: (2019-04-01)

HybriDC: A Resource-Efficient CPU-FPGA Heterogeneous Acceleration System for Lossless Data Compression
by: Puguang Liu, et al.
Published: (2022-11-01)

Embedded Deep Learning Prototyping Approach for Cyber-Physical Systems: Smart LIDAR Case Study
by: Quentin Cabanes, et al.
Published: (2021-02-01)

Universal High-Throughput and Low-Complexity LDPC Decoder for Laser Communications
by: Jing Kang, et al.
Published: (2024-01-01)

High-Throughput Bit-Pattern Matching under Heavy Interference on FPGA
by: Dimitris Nikolaidis, et al.
Published: (2023-02-01)

A Review of the Optimal Design of Neural Networks Based on FPGA
by: Chenghao Wang, et al.
Published: (2022-10-01)

NeuroFlow: A General Purpose Spiking Neural Network Simulation Platform using Customizable Processors
by: Kit eCheung, et al.
Published: (2016-01-01)

Review on FPGA-Based Accelerators in Deep Learning
by: LIU Tengda1, ZHU Junwen1, ZHANG Yiwen2+
Published: (2021-11-01)

Throughput/Area Optimized Architecture for Elliptic-Curve Diffie-Hellman Protocol
by: Muhammad Rashid, et al.
Published: (2022-04-01)

Design of FPGA-Based LZ77 Compressor With Runtime Configurable Compression Ratio and Throughput
by: Seungdo Choi, et al.
Published: (2019-01-01)

FPGA-Based Vehicle Detection and Tracking Accelerator
by: Jiaqi Zhai, et al.
Published: (2023-02-01)

An Exploration of State-of-the-Art Automation Frameworks for FPGA-Based DNN Acceleration
by: Fumio Hamanaka, et al.
Published: (2023-01-01)

Power-Efficient Deep Neural Network Accelerator Minimizing Global Buffer Access without Data Transfer between Neighboring Multiplier—Accumulator Units
by: Jeonghyeok Lee, et al.
Published: (2022-06-01)

FPGA Implementation of a Deep Learning Acceleration Core Architecture for Image Target Detection
by: Xu Yang, et al.
Published: (2023-03-01)

Acceleration of LSTM With Structured Pruning Method on FPGA
by: Shaorun Wang, et al.
Published: (2019-01-01)

An Approach of Feed-Forward Neural Network Throughput-Optimized Implementation in FPGA
by: Rihards Novickis, et al.
Published: (2020-12-01)

Power Quality Disturbance Classification Based on Compressed Sensing and Deep Convolution Neural Networks
by: Jidong Wang, et al.
Published: (2019-01-01)

Speculative Backpropagation for CNN Parallel Training
by: Sangwoo Park, et al.
Published: (2020-01-01)

An Instruction-Driven Batch-Based High-Performance Resource-Efficient LSTM Accelerator on FPGA
by: Ning Mao, et al.
Published: (2023-04-01)

A New Hardware Architecture for Fuzzy Logic System Acceleration
by: Aumalhuda Gani Abood, et al.
Published: (2016-12-01)

Survey of FPGA based recurrent neural network accelerator
by: GAO Chen, ZHANG Fan
Published: (2019-08-01)

FPGA-based prototyping of IEEE 802.11a base band processor
by: Dramićanin Dejan M., et al.
Published: (2004-01-01)

Realtime Malicious Traffic Detection Targeted for TCP Out-of-Order Packets Based on FPGA
by: Zhenguo Hu, et al.
Published: (2023-01-01)

An Efficient and Fast VLIW Compression Scheme for Stream Processor
by: Gongli Li, et al.
Published: (2020-01-01)