185–215 GHz CMOS Frequency Doubler with a Single Row Staggered Distribution Layout Design
This paper presents a 220 GHz × 2 amplifier–doubler chain composed of a rat-race balun, a 6-stage driver amplifier, and a frequency doubler. The presented amplifier–doubler chain was fabricated in commercial 40 nm bulk CMOS technology. The maximum cutoff frequency f<sub>max</sub> for the...
Main Authors: | Ruibing Dong, Chengwu You |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-08-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/12/15/3352 |
Similar Items
-
Design of 300 GHz Combined Doubler/Subharmonic Mixer Based on Schottky Diodes with Integrated MMIC Based Local Oscillator
by: José M. Pérez-Escudero, et al.
Published: (2020-12-01) -
120 GHz Frequency-Doubler Module Based on GaN Schottky Barrier Diode
by: Honghui Liu, et al.
Published: (2022-07-01) -
Microwave Frequency Doubler with Improved Stabilization of Output Power
by: Piotr Kwiatkowski, et al.
Published: (2023-03-01) -
Injection-Locked Frequency Sixtuplers in 90 nm CMOS by Using the Push-Push Doubler
by: Sheng-Jen Cheng, et al.
Published: (2023-01-01) -
Improved Current Doubler Rectifier
by: Mihail Antchev
Published: (2018-09-01)