A Differentiating Receiver With a Transition-Detecting DFE for Dual-Rank Mobile Memory Interface
The signal integrity of dual-rank LPDDR5 interface is challenged by reflections from the stub of the inactive rank within the redistribution layer (RDL). These reflections arrive at the active rank within the unit-interval of the data-rate and distort not only the post-cursor but also the pre-cursor...
Main Authors: | Sungphil Choi, Yong-Un Jeong, Joo-Hyung Chae, Shin-Hyun Jeong, Suhwan Kim |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9521921/ |
Similar Items
-
A Statistical Shmoo for a Decision Feedback Equalizer (DFE)
by: Junyong Park, et al.
Published: (2023-01-01) -
Multiuser Multi-Hop AF MIMO Relay System Design Based on MMSE-DFE Receiver
by: Yang Lv, et al.
Published: (2019-01-01) -
41.6 Gb/s High-Depth Pre-Interleaver for DFE Error Propagation in 65 nm CMOS Technology
by: Yongzheng Zhan, et al.
Published: (2023-09-01) -
A 100-Gb/s PAM-4 DSP in 28-nm CMOS for Serdes Receiver
by: Weijie Li, et al.
Published: (2023-01-01) -
On the detection of anomalous seismo-ionospheric behavior in the presence of space weather stimuli for large earthquakes
by: Lim, B. J. M., et al.
Published: (2020)