Low Effort Design Space Exploration Methodology for Configurable Caches
Designers can reduce design space exploration time and efforts using the design space subsetting method that removes energy-redundant configurations. However, the subsetting method requires a priori knowledge of all applications. We analyze the impact of a priori application knowledge on the subset...
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2018-03-01
|
| Series: | Computers |
| Subjects: | |
| Online Access: | http://www.mdpi.com/2073-431X/7/2/21 |
| _version_ | 1798034161778294784 |
|---|---|
| author | Mohamad Hammam Alsafrjalani Ann Gordon-Ross |
| author_facet | Mohamad Hammam Alsafrjalani Ann Gordon-Ross |
| author_sort | Mohamad Hammam Alsafrjalani |
| collection | DOAJ |
| description | Designers can reduce design space exploration time and efforts using the design space subsetting method that removes energy-redundant configurations. However, the subsetting method requires a priori knowledge of all applications. We analyze the impact of a priori application knowledge on the subset quality by varying the amount of a priori application information available to designers during design time from no information to a general knowledge of the application domain. The results showed that only a small set of applications representative of the anticipated applications’ general domains alleviated the design efforts and was sufficient to provide energy savings within 5.6% of the complete, unsubsetted design space. Furthermore, since using a small set of applications was likely to reduce the design space exploration time, we analyze and quantify the impact of a priori applications knowledge on the speedup in the execution time to select the desired configurations. The results revealed that a basic knowledge of the anticipated applications reduced the subset design space exploration time by up to 6.6X. |
| first_indexed | 2024-04-11T20:39:30Z |
| format | Article |
| id | doaj.art-16ec5c41a76a4dbe955f8a12b99c4749 |
| institution | Directory Open Access Journal |
| issn | 2073-431X |
| language | English |
| last_indexed | 2024-04-11T20:39:30Z |
| publishDate | 2018-03-01 |
| publisher | MDPI AG |
| record_format | Article |
| series | Computers |
| spelling | doaj.art-16ec5c41a76a4dbe955f8a12b99c47492022-12-22T04:04:14ZengMDPI AGComputers2073-431X2018-03-01722110.3390/computers7020021computers7020021Low Effort Design Space Exploration Methodology for Configurable CachesMohamad Hammam Alsafrjalani0Ann Gordon-Ross1Department of Electrical and Computer Engineering, University of Miami, Coral Gables, FL 33146, USADepartment of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32608, USADesigners can reduce design space exploration time and efforts using the design space subsetting method that removes energy-redundant configurations. However, the subsetting method requires a priori knowledge of all applications. We analyze the impact of a priori application knowledge on the subset quality by varying the amount of a priori application information available to designers during design time from no information to a general knowledge of the application domain. The results showed that only a small set of applications representative of the anticipated applications’ general domains alleviated the design efforts and was sufficient to provide energy savings within 5.6% of the complete, unsubsetted design space. Furthermore, since using a small set of applications was likely to reduce the design space exploration time, we analyze and quantify the impact of a priori applications knowledge on the speedup in the execution time to select the desired configurations. The results revealed that a basic knowledge of the anticipated applications reduced the subset design space exploration time by up to 6.6X.http://www.mdpi.com/2073-431X/7/2/21design space explorationembedded systemsconfigurable cachescache tuningdesign space subsetting |
| spellingShingle | Mohamad Hammam Alsafrjalani Ann Gordon-Ross Low Effort Design Space Exploration Methodology for Configurable Caches Computers design space exploration embedded systems configurable caches cache tuning design space subsetting |
| title | Low Effort Design Space Exploration Methodology for Configurable Caches |
| title_full | Low Effort Design Space Exploration Methodology for Configurable Caches |
| title_fullStr | Low Effort Design Space Exploration Methodology for Configurable Caches |
| title_full_unstemmed | Low Effort Design Space Exploration Methodology for Configurable Caches |
| title_short | Low Effort Design Space Exploration Methodology for Configurable Caches |
| title_sort | low effort design space exploration methodology for configurable caches |
| topic | design space exploration embedded systems configurable caches cache tuning design space subsetting |
| url | http://www.mdpi.com/2073-431X/7/2/21 |
| work_keys_str_mv | AT mohamadhammamalsafrjalani loweffortdesignspaceexplorationmethodologyforconfigurablecaches AT anngordonross loweffortdesignspaceexplorationmethodologyforconfigurablecaches |