Hardware performance analysis of RSA cryptosystems on FPGA for wireless sensor nodes
In order to enhance the speed with good flexibility and physical security of design it is required to implement public key cryptographic algorithm on reconfigurable devices. The dedicated accelerators or coprocessors are combined with hardware solutions to support high-speed data cryptographic techn...
Main Authors: | G. Leelavathi, K. Shaila, K.R. Venugopal |
---|---|
Format: | Article |
Language: | English |
Published: |
KeAi Communications Co., Ltd.
2021-01-01
|
Series: | International Journal of Intelligent Networks |
Subjects: | |
Online Access: | http://www.sciencedirect.com/science/article/pii/S2666603021000245 |
Similar Items
-
Design and parallel implementation on Artix-7 FPGA of the SIMON32/64 Cryptosystem
by: José Gabriel Rincón-González, et al.
Published: (2022-08-01) -
Proposed Hybrid Cryptosystems Based on Modifications of Playfair Cipher and RSA Cryptosystem
by: Saja Mohammed Suhael, et al.
Published: (2024-01-01) -
Resource Centric Analysis of RSA and ECC Algorithms on FPGA
by: Sudarshan Deeksha, et al.
Published: (2023-01-01) -
Comparison between RSA and CAST-128 with Adaptive Key for Video Frames Encryption with Highest Average Entropy
by: Enas Tariq Khudair, et al.
Published: (2022-12-01) -
Phased array antenna controlled by FPGA-ARM Cortex-M Processor
by: W. Amara, et al.
Published: (2023-10-01)