Voltage over‐scaling CNT‐based 8‐bit multiplier by high‐efficient GDI‐based counters
Abstract A new low‐power and high‐speed multiplier is presented based on the voltage over scaling (VOS) technique and new 5:3 and 7:3 counter cells. The VOS reduces power consumption in digital circuits, but different voltage levels of the VOS increase the delay in different stages of a multiplier....
Main Authors: | Ayoub Sadeghi, Nabiollah Shiri, Mahmood Rafiee, Abdolreza Darabi, Ebrahim Abiri |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi-IET
2023-01-01
|
Series: | IET Computers & Digital Techniques |
Subjects: | |
Online Access: | https://doi.org/10.1049/cdt2.12049 |
Similar Items
-
PERFORMANCE ANALYSIS OF POWER GATING TECHNIQUES IN 4-BIT SISO SHIFT REGISTER CIRCUITS
by: K. NEHRU, et al.
Published: (2017-12-01) -
CNTFET-Based Ternary Multiply-and-Accumulate Unit
by: Amr Mohammaden, et al.
Published: (2022-04-01) -
Energy and area efficient hierarchy multiplier architecture based on Vedic mathematics and GDI logic
by: Mohan Shoba, et al.
Published: (2017-02-01) -
The Dual Function of RhoGDI2 in Immunity and Cancer
by: Mudrika Tripathi, et al.
Published: (2023-02-01) -
Research on the Ignition-Chamber GDI Engine Combustion System
by: Lei FU, et al.
Published: (2009-02-01)