Integrated Circuit Design of Fractional-Order Chaotic Systems Optimized by Metaheuristics
Nowadays, a huge amount of research is done on introducing and implementing new fractional-order chaotic systems. In the majority of cases, the implementation is done using embedded hardware, and very seldom does it use integrated circuit (IC) technology. This is due to the lack of design automation...
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2023-01-01
|
| Series: | Electronics |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2079-9292/12/2/413 |
| _version_ | 1797443407795191808 |
|---|---|
| author | Martin Alejandro Valencia-Ponce Astrid Maritza González-Zapata Luis Gerardo de la Fraga Carlos Sanchez-Lopez Esteban Tlelo-Cuautle |
| author_facet | Martin Alejandro Valencia-Ponce Astrid Maritza González-Zapata Luis Gerardo de la Fraga Carlos Sanchez-Lopez Esteban Tlelo-Cuautle |
| author_sort | Martin Alejandro Valencia-Ponce |
| collection | DOAJ |
| description | Nowadays, a huge amount of research is done on introducing and implementing new fractional-order chaotic systems. In the majority of cases, the implementation is done using embedded hardware, and very seldom does it use integrated circuit (IC) technology. This is due to the lack of design automation tools ranging from the system level down to layout design. At the system level, the challenge is guaranteeing chaotic behavior by varying all parameters while optimizing dynamical characteristics, such as the Lyapunov spectrum and the Kaplan–Yorke dimension. Using embedded hardware, the implementation is straightforward, but one must perform a scaling process for IC design, in which the biases may be lower than 1 volt but the amplitudes of the state variables of the chaotic systems can have values higher than one. In this manner, this paper describes three levels of abstraction to design fractional-order chaotic systems: The first one shows the optimization of a case study, the mathematical model of the fractional-order Lorenz system to find the fractional-orders of the derivatives, and the coefficients that generate better chaotic behavior. The second level is the block description of a solution of the mathematical model, in which the fractional-order derivatives are approximated in the Laplace domain by several approximation methods. The third level shows the IC design using complementary metal–oxide–semiconductor (CMOS) technology. The transfer functions approximating the fractional-order derivatives are synthesized by active filters that are designed using operational transconductance amplifiers (OTAs). The OTAs are also used to design adders and subtractors, and the multiplication of variables is done by designing a CMOS four-quadrant multiplier. The paper shows that the simulation results scaling the mathematical model to have amplitudes lower than ±1 are in good agreement with the results using CMOS IC technology of 180 nm. |
| first_indexed | 2024-03-09T12:55:37Z |
| format | Article |
| id | doaj.art-1a896436185b4f49966ceee54cedff0e |
| institution | Directory Open Access Journal |
| issn | 2079-9292 |
| language | English |
| last_indexed | 2024-03-09T12:55:37Z |
| publishDate | 2023-01-01 |
| publisher | MDPI AG |
| record_format | Article |
| series | Electronics |
| spelling | doaj.art-1a896436185b4f49966ceee54cedff0e2023-11-30T22:00:07ZengMDPI AGElectronics2079-92922023-01-0112241310.3390/electronics12020413Integrated Circuit Design of Fractional-Order Chaotic Systems Optimized by MetaheuristicsMartin Alejandro Valencia-Ponce0Astrid Maritza González-Zapata1Luis Gerardo de la Fraga2Carlos Sanchez-Lopez3Esteban Tlelo-Cuautle4Department of Electronics, INAOE, Luis Enrique Erro No. 1, Tonantzintla, Puebla 72840, MexicoDepartment of Electronics, INAOE, Luis Enrique Erro No. 1, Tonantzintla, Puebla 72840, MexicoComputer Science Department, CINVESTAV, Av. IPN 2508, Mexico City 07360, MexicoDepartment of Electronics, UATx, Av. Universidad No. 1, Tlaxcala 90070, MexicoDepartment of Electronics, INAOE, Luis Enrique Erro No. 1, Tonantzintla, Puebla 72840, MexicoNowadays, a huge amount of research is done on introducing and implementing new fractional-order chaotic systems. In the majority of cases, the implementation is done using embedded hardware, and very seldom does it use integrated circuit (IC) technology. This is due to the lack of design automation tools ranging from the system level down to layout design. At the system level, the challenge is guaranteeing chaotic behavior by varying all parameters while optimizing dynamical characteristics, such as the Lyapunov spectrum and the Kaplan–Yorke dimension. Using embedded hardware, the implementation is straightforward, but one must perform a scaling process for IC design, in which the biases may be lower than 1 volt but the amplitudes of the state variables of the chaotic systems can have values higher than one. In this manner, this paper describes three levels of abstraction to design fractional-order chaotic systems: The first one shows the optimization of a case study, the mathematical model of the fractional-order Lorenz system to find the fractional-orders of the derivatives, and the coefficients that generate better chaotic behavior. The second level is the block description of a solution of the mathematical model, in which the fractional-order derivatives are approximated in the Laplace domain by several approximation methods. The third level shows the IC design using complementary metal–oxide–semiconductor (CMOS) technology. The transfer functions approximating the fractional-order derivatives are synthesized by active filters that are designed using operational transconductance amplifiers (OTAs). The OTAs are also used to design adders and subtractors, and the multiplication of variables is done by designing a CMOS four-quadrant multiplier. The paper shows that the simulation results scaling the mathematical model to have amplitudes lower than ±1 are in good agreement with the results using CMOS IC technology of 180 nm.https://www.mdpi.com/2079-9292/12/2/413chaosCMOS designoperational transconductance amplifierfractional-order derivativeactive filterparticle swarm optimization |
| spellingShingle | Martin Alejandro Valencia-Ponce Astrid Maritza González-Zapata Luis Gerardo de la Fraga Carlos Sanchez-Lopez Esteban Tlelo-Cuautle Integrated Circuit Design of Fractional-Order Chaotic Systems Optimized by Metaheuristics Electronics chaos CMOS design operational transconductance amplifier fractional-order derivative active filter particle swarm optimization |
| title | Integrated Circuit Design of Fractional-Order Chaotic Systems Optimized by Metaheuristics |
| title_full | Integrated Circuit Design of Fractional-Order Chaotic Systems Optimized by Metaheuristics |
| title_fullStr | Integrated Circuit Design of Fractional-Order Chaotic Systems Optimized by Metaheuristics |
| title_full_unstemmed | Integrated Circuit Design of Fractional-Order Chaotic Systems Optimized by Metaheuristics |
| title_short | Integrated Circuit Design of Fractional-Order Chaotic Systems Optimized by Metaheuristics |
| title_sort | integrated circuit design of fractional order chaotic systems optimized by metaheuristics |
| topic | chaos CMOS design operational transconductance amplifier fractional-order derivative active filter particle swarm optimization |
| url | https://www.mdpi.com/2079-9292/12/2/413 |
| work_keys_str_mv | AT martinalejandrovalenciaponce integratedcircuitdesignoffractionalorderchaoticsystemsoptimizedbymetaheuristics AT astridmaritzagonzalezzapata integratedcircuitdesignoffractionalorderchaoticsystemsoptimizedbymetaheuristics AT luisgerardodelafraga integratedcircuitdesignoffractionalorderchaoticsystemsoptimizedbymetaheuristics AT carlossanchezlopez integratedcircuitdesignoffractionalorderchaoticsystemsoptimizedbymetaheuristics AT estebantlelocuautle integratedcircuitdesignoffractionalorderchaoticsystemsoptimizedbymetaheuristics |