Fault Tolerant Control: Application of GIMC structure to a PLL Identi-fier Module

Fault Tolerant Control: Application of GIMC structure to a PLL Identi-fier Module

In this paper, we present a study dealing with stabilizing and robust controllers synthesis, precisely the Fault Tolerant Control (FTC). The case where these controllers are calculated by GIMC (Generalized Internal Model Control) structure will be developed and applied to a Phase-locked Loop (PLL) I...

Full description

Bibliographic Details
Main Authors:	Assem Thabet, Rim Hamdaoui, Abdelkrim M.N
Format:	Article
Language:	English
Published:	EDP Sciences 2009-07-01
Series:	International Journal for Simulation and Multidisciplinary Design Optimization
Subjects:	fault tolerant control stability residue gimc structure phase locked loop (pll)
Online Access:	https://www.ijsmdo.org/articles/smdo/pdf/2009/03/smdo2009016.pdf

Similar Items

Performance enhancement of DSOGI-PLL with a simple approach in grid-connected applications
by: Fehmi Sevilmiş, et al.
Published: (2022-04-01)

A Three-Phase Frequency-Fixed DSOGI-PLL With Low Computational Effort
by: Benjamin Hoepfner, et al.
Published: (2023-01-01)

DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques
by: Giulio D'Amato, et al.
Published: (2019-01-01)

Enhanced Frequency Control for Power-Synchronized PLL-Less Grid-Following Inverters
by: Nabil Mohammed, et al.
Published: (2023-01-01)

X-Band PLL Synthesizer
by: P. Kutin, et al.
Published: (2006-04-01)

Mathematical modelling and simulation of a wideband PLL for application in frequency synthesizers
by: Monika Bhardwaj, et al.
Published: (2023-09-01)

Benchmark Figure of Merit Extensions for Low Jitter Phase Locked Loops Inspired by New PLL Architectures
by: Woorham Bae
Published: (2022-01-01)

PLL Instability of Wind Turbines During Severe Faults
by: Amir Arasteh, et al.
Published: (2022-01-01)

An Ultra Low Power Integer-N PLL with a High-Gain Sampling Phase Detector for IOT Applications in 65 nm CMOS
by: Javad Tavakoli, et al.
Published: (2023-12-01)

All-Pass-Filter-Based PLL for Single-Phase Grid-Connected Converters Under Distorted Grid Conditions
by: Tao Xia, et al.
Published: (2020-01-01)

Performance Improvement of Quasi-Type-1 PLL by using a Complex Notch Filter
by: Yunlu Li, et al.
Published: (2016-01-01)

A Simple Approach to Reject DC Offset for Single-Phase Synchronous Reference Frame PLL in Grid-Tied Converters
by: Bin Liu, et al.
Published: (2020-01-01)

Single-Phase PLL Based on an Adaptive Notch Filter
by: Luciano Emilio Belandria, et al.
Published: (2020-01-01)

Design of Readout Circuit with Quadrature Error and Auxiliary PLL for MEMS Vibratory Gyroscope
by: Hua Chen, et al.
Published: (2020-08-01)

A Quadrature PLL With Phase Mismatch Calibration for 32GS/s Time-Interleaved ADC
by: Shunli Ma, et al.
Published: (2020-01-01)

A 33 MHz Fast-Locking PLL with Programmable VCO and Automatic Band Selection for Clock Generator Application
by: Neeraj Agarwal, et al.
Published: (2021-07-01)

A 1-to-3 GHz 5-to-512 Multiplier Adaptive Fast-Locking Self-Biased PLL in 28 nm CMOS
by: Binghui Wang, et al.
Published: (2022-06-01)

A Frequency-Adaptive Improved Moving-Average-Filter-Based Quasi-Type-1 PLL for Adverse Grid Conditions
by: Wei Luo, et al.
Published: (2020-01-01)

Low Power Clock Generator Design With CMOS Signaling
by: Yongping Fan, et al.
Published: (2021-01-01)

Double-Synchronous-Reference-Frame-Based Power-Synchronized PLL-Less Grid-Following Inverters for Unbalanced Grid Faults
by: Nabil Mohammed, et al.
Published: (2023-01-01)

Error Compensation Algorithm for SRF-PLL in Three-Phase Grid-Connected Converters
by: Mahran Quraan
Published: (2020-01-01)

DESIGN & IMPLEMENTATION OF FRACTIONAL – N FREQUENCY SYNTHESIZER
by: Ali M. N. Hassan
Published: (2006-06-01)

A Modified DSC-Based Grid Synchronization Method for a High Renewable Penetrated Power System Under Distorted Voltage Conditions
by: Tie Li, et al.
Published: (2019-10-01)

QPSK Modulator with Continuous Phase and Fast Response Based on Phase-Locked Loop
by: L. Kirasamuthranon, et al.
Published: (2017-06-01)

A Method for Eliminating Skew Introduced by Non-Uniform Buffer Delay and Wire Lengths in Clock Distribution Trees
by: Wu, Henry M.
Published: (2004)

Design and Simulation of Digital PLL Synchronizer for BPSK and QPSK Based on Software Defined Radio
by: H. T. Ziboon, et al.
Published: (2009-07-01)

A 5.42~6.28 GHz Type-II PLL with Dead-Zone Programmability and Charge Pump Mismatch Trimming
by: Li Kang, et al.
Published: (2022-12-01)

Pengaruh LPF Orde Satu dan Dua pada Karakteristik PLL Menggunakan IC CD4046
by: Budihardja Murtianta, et al.
Published: (2016-10-01)

A Novel Hybrid Filter-Based PLL to Eliminate Effect of Input Harmonics and DC Offset
by: Nanmu Hui, et al.
Published: (2018-01-01)

Analysis and Design of Integrated Blocks for a 6.25 GHz Spacefibre PLL
by: Marco Mestice, et al.
Published: (2020-07-01)

SYNCHRONIZATION OF NATIONAL GRID NETWORK WITH THE ELECTRICITY SHIPS NETWORK IN THE "SHORE TO SHIP" SYSTEM
by: Dariusz TARNAPOWICZ
Published: (2013-07-01)

A 3-3.7GHz Time-Difference Controlled Digital Fractional-N PLL With a High-Gain Time Amplifier for IoT Applications
by: Minuk Heo, et al.
Published: (2022-01-01)

Design of phase detector and frequency divider in phase-locked loop (PLL) /
by: 286726 Charlene Isabella Raynold, et al.
Published: (2007)

A Quick Start Method for MEMS Disk Resonant Gyroscope
by: Xiaodong Xu, et al.
Published: (2021-11-01)

Leveraging Hybrid Filter for Improving Quasi-Type-1 Phase Locked Loop Targeting Fast Transient Response
by: Yunlu Li, et al.
Published: (2018-09-01)

The Characteristics and Locking Process of Nonlinear MEMS Gyroscopes
by: Yan Su, et al.
Published: (2020-02-01)

Explicit Impedance Modeling and Shaping of Grid-Connected Converters via an Enhanced PLL for Stabilizing the Weak Grid Connection
by: Mohsen Eskandari, et al.
Published: (2022-01-01)

Merekabentuk penjana isyarat menggunakan pensintesis frekuensi dengan pll /
by: 429451 Arni Kesumawati Hasan
Published: (2000)

Design of phase detector and frequency divider in phase-locked loop (PLL) [electronic resource]/
by: 286726 Charlene Isabella Raynold, et al.
Published: (2007)

An advanced hybrid pre-filtering/in-loop-filtering based PLL under adverse grid conditions
by: Fehmi Sevilmiş, et al.
Published: (2021-10-01)