Hardware implementation of RRAM based binarized neural networks

Hardware implementation of RRAM based binarized neural networks

Resistive switching random access memory (RRAM) has been explored to accelerate the computation of neural networks. RRAM with linear conductance modulation is usually required for the efficient weight updating during the online training according to the back-propagation algorithm. However, most RRAM...

Full description

Bibliographic Details
Main Authors:	Peng Huang, Zheng Zhou, Yizhou Zhang, Yachen Xiang, Runze Han, Lifeng Liu, Xiaoyan Liu, Jinfeng Kang
Format:	Article
Language:	English
Published:	AIP Publishing LLC 2019-08-01
Series:	APL Materials
Online Access:	http://dx.doi.org/10.1063/1.5116863

Similar Items

Flash Memory Array for Efficient Implementation of Deep Neural Networks
by: Runze Han, et al.
Published: (2021-05-01)

A Self‐Terminated Operation Scheme for High‐Parallel and Energy‐Efficient Forming of RRAM Array
by: Yulin Feng, et al.
Published: (2020-04-01)

Recovering accuracy of RRAM-based CIM for binarized neural network via Chip-in-the-loop training
by: Chong, Yi Sheng, et al.
Published: (2022)

Negative Differential Resistance Effect in Ru-Based RRAM Device Fabricated by Atomic Layer Deposition
by: Yulin Feng, et al.
Published: (2019-03-01)

Hardware Platform-Aware Binarized Neural Network Model Optimization
by: Quang Hieu Vo, et al.
Published: (2022-01-01)

The Characteristics of Binary Spike-Time-Dependent Plasticity in HfO2-Based RRAM and Applications for Pattern Recognition
by: Zheng Zhou, et al.
Published: (2017-04-01)

An Efficient Hardware Implementation of Residual Data Binarization in HEVC CABAC Encoder
by: Dinh-Lam Tran, et al.
Published: (2020-04-01)

Training Hardware for Binarized Convolutional Neural Network Based on CMOS Invertible Logic
by: Duckgyu Shin, et al.
Published: (2020-01-01)

Implementation of Binarized Neural Networks in All-Programmable System-on-Chip Platforms
by: Maoyang Xiang, et al.
Published: (2022-02-01)

A novel self-selection bipolar RRAM cell with ultra-low operation currents for cross-point application
by: Gao, Bin, et al.
Published: (2013)

Hardware Demonstration of SRDP Neuromorphic Computing with Online Unsupervised Learning Based on Memristor Synapses
by: Ruiyi Li, et al.
Published: (2022-03-01)

An FPGA-Based Hardware/Software Design Using Binarized Neural Networks for Agricultural Applications: A Case Study
by: Chun-Hsian Huang
Published: (2021-01-01)

Floating Gate Transistor‐Based Accurate Digital In‐Memory Computing for Deep Neural Networks
by: Runze Han, et al.
Published: (2022-12-01)

Bimodal-Distributed Binarized Neural Networks
by: Tal Rozen, et al.
Published: (2022-11-01)

Synaptic metaplasticity in binarized neural networks
by: Axel Laborieux, et al.
Published: (2021-05-01)

Flash-based content addressable memory with L2 distance for memory-augmented neural network
by: Haozhang Yang, et al.
Published: (2023-12-01)

SFAO: Sign-Flipping-Aware Optimization for Early-Stopping of Binarized Neural Networks
by: Ju Yeon Kang, et al.
Published: (2023-01-01)

Acoustic event detection with binarized neural network /
by: Wong, Kah Liang, 1994-, author 650952, et al.
Published: (2020)

Acoustic event detection with binarized neural network /
by: Wong, Kah Liang, 1994-, author 650952
Published: (2020)

Bird sound detection with binarized neural networks
by: Ahmad Zabidi, Muhammad Mun’im, et al.
Published: (2022)

Acoustic event detection with binarized neural network
by: Wong, Kah Liang
Published: (2020)

MOBIUS: Model-Oblivious Binarized Neural Networks
by: Hiromasa Kitai, et al.
Published: (2019-01-01)

Memristor crossbar array for binarized neural networks
by: Yong Kim, et al.
Published: (2019-04-01)

Graphene-based RRAM devices for neural computing
by: Rajalekshmi T. R, et al.
Published: (2023-10-01)

A RRAM-Based True Random Number Generator with 2T1R Architecture for Hardware Security Applications
by: Bo Peng, et al.
Published: (2023-06-01)

Memristor-based storage system with convolutional autoencoder-based image compression network
by: Yulin Feng, et al.
Published: (2024-02-01)

An adiabatic method to train binarized artificial neural networks
by: Yuansheng Zhao, et al.
Published: (2021-10-01)

LTspice implementation of PKU compact model of metal-oxide-based RRAM: part C_simulation of RRAM memory arrays
by: Du, Yifan
Published: (2022)

FPGA Implementation of Keyword Spotting System Using Depthwise Separable Binarized and Ternarized Neural Networks
by: Seongwoo Bae, et al.
Published: (2023-06-01)

Binarized Encoder-Decoder Network and Binarized Deconvolution Engine for Semantic Segmentation
by: Hyunwoo Kim, et al.
Published: (2021-01-01)

Binarized Neural Network With Parameterized Weight Clipping and Quantization Gap Minimization for Online Knowledge Distillation
by: Ju Yeon Kang, et al.
Published: (2023-01-01)

sEMG-Based Hand Gesture Recognition Using Binarized Neural Network
by: Soongyu Kang, et al.
Published: (2023-01-01)

Efficient Facial Landmark Localization Based on Binarized Neural Networks
by: Hanlin Chen, et al.
Published: (2020-07-01)

Traffic sign classification based on binarized convolutional neural network
by: Lu, Chenyue
Published: (2017)

Digital Biologically Plausible Implementation of Binarized Neural Networks With Differential Hafnium Oxide Resistive Memory Arrays
by: Tifenn Hirtzlin, et al.
Published: (2020-01-01)

A Physics-Informed Recurrent Neural Network for RRAM Modeling
by: Yanliang Sha, et al.
Published: (2023-07-01)

Neural Network Training Acceleration With RRAM-Based Hybrid Synapses
by: Wooseok Choi, et al.
Published: (2021-06-01)

Oxide-based RRAM : a novel defect-engineering-based implementation for multilevel data storage
by: Gao, Bin, et al.
Published: (2013)

An Efficient Ensemble Binarized Deep Neural Network on Chip with Perception-Control Integrated
by: Wei He, et al.
Published: (2021-05-01)

Binarized Neural Network with Silicon Nanosheet Synaptic Transistors for Supervised Pattern Classification
by: Sungho Kim, et al.
Published: (2019-08-01)