Stress Engineering for Drive Current Enhancement in Silicon Carbide (SiC) Power MOSFETs
The poor interface quality of the Silicon Carbide/oxide (SiC/SiO<sub>2</sub>) interface severely degrades the electron surface channel mobility in SiC-based power devices. Based on transfer characteristic simulations (with a deck calibrated to experimental data), this work predicts impro...
Main Authors: | Suvendu Nayak, Saurabh Lodha, Swaroop Ganguly |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9551271/ |
Similar Items
-
SiC MOSFETs capacitance study
by: Ilaria Matacena, et al.
Published: (2023-09-01) -
A New Gate Driver for Suppressing Crosstalk of SiC MOSFET
by: Mei Liang, et al.
Published: (2022-10-01) -
Review of Silicon Carbide Processing for Power MOSFET
by: Catherine Langpoklakpam, et al.
Published: (2022-02-01) -
A Figure of Merit for Selection of the Best Family of SiC Power MOSFETs
by: Mayank Chaturvedi, et al.
Published: (2022-04-01) -
Analysis of the Multi-Steps Package (MSP) for Series-Connected SiC-MOSFETs
by: Luciano F. S. Alves, et al.
Published: (2020-08-01)