Synthesis of parallel adders from if-decision diagrams
Addition is one of the timing critical operations in most of modern processing units. For decades, extensive research has been done devoted to designing higher speed and less complex adder architectures, and to developing advanced adder implementation technologies. Decision diagrams are a promising...
Main Author: | A. A. Prihozhy |
---|---|
Format: | Article |
Language: | English |
Published: |
Belarusian National Technical University
2020-08-01
|
Series: | Sistemnyj Analiz i Prikladnaâ Informatika |
Subjects: | |
Online Access: | https://sapi.bntu.by/jour/article/view/473 |
Similar Items
-
Image Smoothing Based On FPGA
by: Maha A.R. Hasso, et al.
Published: (2013-08-01) -
FPGA Simulation of Type-3 Feistel Network of The 128 bits Block Size Improved Blowfish Cryptographic Encryption
by: Ashwaq Talib Hashim, et al.
Published: (2010-04-01) -
Implementing of Forward Link Channel CDMA2000-1x System by Using Simulink HDL Coder
by: Hadi T. Ziboon, et al.
Published: (2012-08-01) -
CONSTRUÇÃO DE UM BRAÇO ROBÓTICO CONTROLADO A PARTIR DE UM FPGA
by: Geovane Mimoso Souza, et al.
Published: (2013-05-01) -
CONSTRUÇÃO DE UM BRAÇO ROBÓTICO CONTROLADO A PARTIR DE UM FPGA
by: Geovane Mimoso Souza, et al.
Published: (2013-05-01)