Reconfigurable Binary Neural Network Accelerator with Adaptive Parallelism Scheme
Binary neural networks (BNNs) have attracted significant interest for the implementation of deep neural networks (DNNs) on resource-constrained edge devices, and various BNN accelerator architectures have been proposed to achieve higher efficiency. BNN accelerators can be divided into two categories...
Main Authors: | Jaechan Cho, Yongchul Jung, Seongjoo Lee, Yunho Jung |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/3/230 |
Similar Items
-
An Approach of Binary Neural Network Energy-Efficient Implementation
by: Jiabao Gao, et al.
Published: (2021-07-01) -
Binary Neural Networks in FPGAs: Architectures, Tool Flows and Hardware Comparisons
by: Yuanxin Su, et al.
Published: (2023-11-01) -
A Highly Robust Binary Neural Network Inference Accelerator Based on Binary Memristors
by: Yiyang Zhao, et al.
Published: (2021-10-01) -
SoC FPGA Accelerated Sub-Optimized Binary Fully Convolutional Neural Network for Robotic Floor Region Segmentation
by: Chi-Chia Sun, et al.
Published: (2020-10-01) -
Efficient FPGA Binary Neural Network Architecture for Image Super-Resolution
by: Yuanxin Su, et al.
Published: (2024-01-01)