Power Efficiency and Delay Tradeoff of 100G Energy Efficient Ethernet Protocol

This paper investigates the dual-mode power-saving strategy designed for the 100G Energy Efficient Ethernet. The process of this strategy is a sequence of cycles, where each cycle is an interval elapsed between two consecutive instants when the buffer of the Ethernet interface becomes empty. In each...

Full description

Bibliographic Details
Main Authors: Xiaodan Pan, Tong Ye, Tony T. Lee
Format: Article
Language:English
Published: IEEE 2020-01-01
Series:IEEE Access
Subjects:
Online Access:https://ieeexplore.ieee.org/document/9107111/
_version_ 1811274444894633984
author Xiaodan Pan
Tong Ye
Tony T. Lee
author_facet Xiaodan Pan
Tong Ye
Tony T. Lee
author_sort Xiaodan Pan
collection DOAJ
description This paper investigates the dual-mode power-saving strategy designed for the 100G Energy Efficient Ethernet. The process of this strategy is a sequence of cycles, where each cycle is an interval elapsed between two consecutive instants when the buffer of the Ethernet interface becomes empty. In each cycle, the interface first enters the fast-wake mode to perform the conditional sleep-mode selection of the strategy. If the number of arrivals during the fast-wake mode reaches a threshold, the interface directly wakes up; otherwise, it proceeds to the deep-sleep mode. The sequence of cycles switches between two types: deep-sleep cycles with deep-sleep mode and light-sleep cycles without deep-sleep mode. We analyze the dual-mode strategy based on the condition of the number of arrivals during the fast-wake mode. We first derive the weights of conditions according to the feature of the conditional sleep-mode operation, and then calculate the unconditioned performance measure of the dual-mode strategy based on the weighted average of that of these two kinds of cycles. Finally, we obtain the close-form expressions of the power efficiency and the mean delay, based on which we provide a set of parameter selection rules. We show that the dual-mode strategy with these rules can select suitable sleep modes according to the instantaneous traffic rate, and thus perform well under bursty input traffic.
first_indexed 2024-04-12T23:20:11Z
format Article
id doaj.art-21e76f94602c4edfa7c99a23b92a2cb2
institution Directory Open Access Journal
issn 2169-3536
language English
last_indexed 2024-04-12T23:20:11Z
publishDate 2020-01-01
publisher IEEE
record_format Article
series IEEE Access
spelling doaj.art-21e76f94602c4edfa7c99a23b92a2cb22022-12-22T03:12:33ZengIEEEIEEE Access2169-35362020-01-01810674610676410.1109/ACCESS.2020.29996029107111Power Efficiency and Delay Tradeoff of 100G Energy Efficient Ethernet ProtocolXiaodan Pan0https://orcid.org/0000-0002-1122-0469Tong Ye1Tony T. Lee2Department of Electronic Engineering, State Key Laboratory of Advanced Optical Communication System and Networks, Shanghai Jiao Tong University, Shanghai, ChinaDepartment of Electronic Engineering, State Key Laboratory of Advanced Optical Communication System and Networks, Shanghai Jiao Tong University, Shanghai, ChinaSchool of Science and Engineering, The Chinese University of Hong Kong (Shenzhen), Shenzhen, ChinaThis paper investigates the dual-mode power-saving strategy designed for the 100G Energy Efficient Ethernet. The process of this strategy is a sequence of cycles, where each cycle is an interval elapsed between two consecutive instants when the buffer of the Ethernet interface becomes empty. In each cycle, the interface first enters the fast-wake mode to perform the conditional sleep-mode selection of the strategy. If the number of arrivals during the fast-wake mode reaches a threshold, the interface directly wakes up; otherwise, it proceeds to the deep-sleep mode. The sequence of cycles switches between two types: deep-sleep cycles with deep-sleep mode and light-sleep cycles without deep-sleep mode. We analyze the dual-mode strategy based on the condition of the number of arrivals during the fast-wake mode. We first derive the weights of conditions according to the feature of the conditional sleep-mode operation, and then calculate the unconditioned performance measure of the dual-mode strategy based on the weighted average of that of these two kinds of cycles. Finally, we obtain the close-form expressions of the power efficiency and the mean delay, based on which we provide a set of parameter selection rules. We show that the dual-mode strategy with these rules can select suitable sleep modes according to the instantaneous traffic rate, and thus perform well under bursty input traffic.https://ieeexplore.ieee.org/document/9107111/100G energy efficient Ethernetdual-mode strategyperformance tradeoffthreshold selections
spellingShingle Xiaodan Pan
Tong Ye
Tony T. Lee
Power Efficiency and Delay Tradeoff of 100G Energy Efficient Ethernet Protocol
IEEE Access
100G energy efficient Ethernet
dual-mode strategy
performance tradeoff
threshold selections
title Power Efficiency and Delay Tradeoff of 100G Energy Efficient Ethernet Protocol
title_full Power Efficiency and Delay Tradeoff of 100G Energy Efficient Ethernet Protocol
title_fullStr Power Efficiency and Delay Tradeoff of 100G Energy Efficient Ethernet Protocol
title_full_unstemmed Power Efficiency and Delay Tradeoff of 100G Energy Efficient Ethernet Protocol
title_short Power Efficiency and Delay Tradeoff of 100G Energy Efficient Ethernet Protocol
title_sort power efficiency and delay tradeoff of 100g energy efficient ethernet protocol
topic 100G energy efficient Ethernet
dual-mode strategy
performance tradeoff
threshold selections
url https://ieeexplore.ieee.org/document/9107111/
work_keys_str_mv AT xiaodanpan powerefficiencyanddelaytradeoffof100genergyefficientethernetprotocol
AT tongye powerefficiencyanddelaytradeoffof100genergyefficientethernetprotocol
AT tonytlee powerefficiencyanddelaytradeoffof100genergyefficientethernetprotocol