Adaptive Dead-Time Control Design with Low Dead-Time Error in 20 MHz 90 V GaN Gate Driver
This paper presents an adaptive dead-time control circuit for a maximum work frequency 20 MHz, maximum voltage level 90 V GaN gate driver. The dead-time is set to prevent straight-through of the upper and lower power transistors of the bridge arm structure and ensure the reliability of the motor dri...
Main Authors: | Yifan Hu, Yong Wang, Ying Wang, Ling Peng, Ying Kong |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/12/1/211 |
Similar Items
-
A Three-Level GaN Driver for High False Turn-ON Tolerance With Minimal Reverse Conduction Loss
by: Takehiro Takahashi, et al.
Published: (2023-01-01) -
Gate Current in p-GaN Gate HEMTs as a Channel Temperature Sensitive Parameter: A Comparative Study between Schottky- and Ohmic-Gate GaN HEMTs
by: Alessandro Borghese, et al.
Published: (2021-12-01) -
Reverse Conduction Loss Minimization in GaN‑Based PMSM Drive
by: Pavel Skarolek, et al.
Published: (2020-11-01) -
Low-Voltage GaN FETs in Motor Control Application; Issues and Advantages: A Review
by: Salvatore Musumeci, et al.
Published: (2021-10-01) -
Unified design method of time delayed PI controller for first order plus dead-time process models with different dead-time to time constant ratio
by: Arun R. Pathiran, et al.
Published: (2021-07-01)