Multiplicative Masking for AES in Hardware
Hardware masked AES designs usually rely on Boolean masking and perform the computation of the S-box using the tower-field decomposition. On the other hand, splitting sensitive variables in a multiplicative way is more amenable for the computation of the AES S-box, as noted by Akkar and Giraud. Howe...
Main Authors: | Lauren De Meyer, Oscar Reparaz, Begül Bilgin |
---|---|
Format: | Article |
Language: | English |
Published: |
Ruhr-Universität Bochum
2018-08-01
|
Series: | Transactions on Cryptographic Hardware and Embedded Systems |
Subjects: | |
Online Access: | https://tches.iacr.org/index.php/TCHES/article/view/7282 |
Similar Items
-
Consolidating Security Notions in Hardware Masking
by: Lauren De Meyer, et al.
Published: (2019-05-01) -
Low-Latency Hardware Masking with Application to AES
by: Pascal Sasdrich, et al.
Published: (2020-03-01) -
Rhythmic Keccak: SCA Security and Low Latency in HW
by: Victor Arribas, et al.
Published: (2018-02-01) -
Spin Me Right Round Rotational Symmetry for FPGA-Specific AES
by: Lauren De Meyer, et al.
Published: (2018-08-01) -
Glitch-Resistant Masking Revisited
by: Thorben Moos, et al.
Published: (2019-02-01)