A new low power high reliability flip-flop robust against process variations
Low scaling technology makes a significant reduction in dimension and supply voltage, and lead to new challenges about power consumption such as increasing nodes sensitivity over radiation-induced soft errors in VLSI circuits. In this area, different design methods have been proposed to low power fl...
Main Authors: | S. Yousefian Langroudi, R. Niaraki Asli |
---|---|
Format: | Article |
Language: | English |
Published: |
Shahid Rajaee Teacher Training University
2016-07-01
|
Series: | Journal of Electrical and Computer Engineering Innovations |
Subjects: | |
Online Access: | https://jecei.sru.ac.ir/article_573_3c58cdbb99a01578f52a1a47dac87eba.pdf |
Similar Items
-
A Radiation-Hardened SAR ADC with Delay-Based Dual Feedback Flip-Flops for Sensor Readout Systems
by: Duckhoon Ro, et al.
Published: (2019-12-01) -
Process Dependence of Soft Errors Induced by Alpha Particles, Heavy Ions, and High Energy Neutrons on Flip Flops in FDSOI
by: Mitsunori Ebara, et al.
Published: (2019-01-01) -
SEU Tolerance Efficiency of Multiple Layout-Hardened 28 nm DICE D Flip-Flops
by: Yaqing Chi, et al.
Published: (2022-03-01) -
Efficacy of Transistor Interleaving in DICE Flip-Flops at a 22 nm FD SOI Technology Node
by: Christopher J. Elash, et al.
Published: (2022-04-01) -
Design of a Dual Change-Sensing 24T Flip-Flop in 65 nm CMOS Technology for Ultra Low-Power System Chips
by: Jun-Young Park, et al.
Published: (2022-03-01)