Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs
In this paper, a modern CPU architecture with several different cache levels is described, and current CPU performance limitations such as silicone physical limitations or frequency increase bounds are mentioned. As usual, changes of the currently existing architecture are proposed as a way of incre...
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Yaroslavl State University
2017-08-01
|
| Series: | Моделирование и анализ информационных систем |
| Subjects: | |
| Online Access: | https://www.mais-journal.ru/jour/article/view/533 |
| _version_ | 1797877997013827584 |
|---|---|
| author | Maria S. Komar |
| author_facet | Maria S. Komar |
| author_sort | Maria S. Komar |
| collection | DOAJ |
| description | In this paper, a modern CPU architecture with several different cache levels is described, and current CPU performance limitations such as silicone physical limitations or frequency increase bounds are mentioned. As usual, changes of the currently existing architecture are proposed as a way of increasing CPU performance, data rates on the internal and external CPU interfaces must be known. It would help to assess applicability of proposed solutions and allow to optimize them. This paper is aimed at getting real values of traffic on L2-L3 cache interface inside CPU and CPU-RAM bus load as well as show dependencies of total traffic on the interfaces of interest on the number of active cores, CPU frequency and test type. Measurements methodology using Intel Performance Counter Monitor by Intel is provided and equations that allow to get data rates from internal CPU counters are explained. Both real life and synthetic tests are described. Dependency of total traffic on the number of active cores and dependency of total traffic on CPU frequency are provided as plots. Dependency of total traffic on test type provided as bar plot for multiple CPU frequencies. |
| first_indexed | 2024-04-10T02:25:46Z |
| format | Article |
| id | doaj.art-25f5ed958a2a46d882cc4a40be33d429 |
| institution | Directory Open Access Journal |
| issn | 1818-1015 2313-5417 |
| language | English |
| last_indexed | 2024-04-10T02:25:46Z |
| publishDate | 2017-08-01 |
| publisher | Yaroslavl State University |
| record_format | Article |
| series | Моделирование и анализ информационных систем |
| spelling | doaj.art-25f5ed958a2a46d882cc4a40be33d4292023-03-13T08:07:29ZengYaroslavl State UniversityМоделирование и анализ информационных систем1818-10152313-54172017-08-0124443444410.18255/1818-1015-2017-4-434-444379Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUsMaria S. Komar0Ярославский государственный университет им. П.Г. Демидова; Технологический Университет г. ТампереIn this paper, a modern CPU architecture with several different cache levels is described, and current CPU performance limitations such as silicone physical limitations or frequency increase bounds are mentioned. As usual, changes of the currently existing architecture are proposed as a way of increasing CPU performance, data rates on the internal and external CPU interfaces must be known. It would help to assess applicability of proposed solutions and allow to optimize them. This paper is aimed at getting real values of traffic on L2-L3 cache interface inside CPU and CPU-RAM bus load as well as show dependencies of total traffic on the interfaces of interest on the number of active cores, CPU frequency and test type. Measurements methodology using Intel Performance Counter Monitor by Intel is provided and equations that allow to get data rates from internal CPU counters are explained. Both real life and synthetic tests are described. Dependency of total traffic on the number of active cores and dependency of total traffic on CPU frequency are provided as plots. Dependency of total traffic on test type provided as bar plot for multiple CPU frequencies.https://www.mais-journal.ru/jour/article/view/533многоядерные процессорыоценка скоростей передачи данныхсистемы на кристаллесети на кристаллебеспроводные системы на кристалле |
| spellingShingle | Maria S. Komar Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs Моделирование и анализ информационных систем многоядерные процессоры оценка скоростей передачи данных системы на кристалле сети на кристалле беспроводные системы на кристалле |
| title | Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs |
| title_full | Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs |
| title_fullStr | Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs |
| title_full_unstemmed | Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs |
| title_short | Data Rates Assessment on L2–L3 CPU Bus and Bus between CPU and RAM in Modern CPUs |
| title_sort | data rates assessment on l2 l3 cpu bus and bus between cpu and ram in modern cpus |
| topic | многоядерные процессоры оценка скоростей передачи данных системы на кристалле сети на кристалле беспроводные системы на кристалле |
| url | https://www.mais-journal.ru/jour/article/view/533 |
| work_keys_str_mv | AT mariaskomar dataratesassessmentonl2l3cpubusandbusbetweencpuandraminmoderncpus |