A 200-MS/s 10-Bit SAR ADC Applied in WLAN Systems
This paper introduces a new high-performance successive approximation register (SAR) analog-to-digital converter (ADC) designed for high-speed and low-power wireless local area network (WLAN) applications using a SMIC 55 nm 1p8m CMOS process. The design employs several innovative techniques, includi...
Main Authors: | Yu Zhang, Yilin Pu, Bin Wu, Taishan Mo, Tianchun Ye |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2023-06-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/13/12/7040 |
Similar Items
-
Design of XOR-NMOS switch based kickback noise reduction technique for dynamic comparators
by: Pradeep Jinka, et al.
Published: (2024-03-01) -
A 12-Bit Low-Input Capacitance SAR ADC With a Rail-to-Rail Comparator
by: Nima Shahpari, et al.
Published: (2023-01-01) -
A 10-Bit 400 MS/s Dual-Channel Time-Interleaved SAR ADC Based on Comparator Multiplexing
by: Cheng Wang, et al.
Published: (2023-09-01) -
A 13-Bit 1-MS/s SAR ADC With Completion-Aware Background Capacitor Mismatch Calibration
by: Sunghyun Bae, et al.
Published: (2023-01-01) -
A Pipelined Noise-Shaping SAR ADC Using Ring Amplifier
by: Juyong Lee, et al.
Published: (2021-08-01)