Security and Privacy of Blockchain-Based Single-Bit Cache Memory Architecture for IoT Systems
This paper provides an overview of blockchain technology’s security and privacy features, as well as an overview of IoT-based cache memory and single-bit six transistor static random-access memory cell sense amplifier architecture. Each chip’s memory is used for recorded as blo...
Main Authors: | Reeya Agrawal, Neetu Faujdar, Pradeep Kumar, Anjan Kumar |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2022-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9743946/ |
Similar Items
-
A Digital Auto-Zeroing Circuit to Reduce Offset in Sub-Threshold Sense Amplifiers
by: Benton H. Calhoun, et al.
Published: (2013-05-01) -
An Offset Cancelation Technique for Latch Type Sense Amplifiers
by: G. Souliotis, et al.
Published: (2014-12-01) -
Low power p-n-p, 60 V, 500 mW amplifying transistor of assessed quality, ambient rated, hermetic encapsulation
by: 8096 British Standards Institution -
Detail specification of low noise, low paper p-n-p, 40 V, 300 mW amplifying transistor of assessed quality, ambient rated, hermetic encapsulation
by: 8096 British Standards Institution -
Low power n-p-n, 60 V, 600 mW amplifying transistor of assessed quality, ambient rated, hermetic encapsulation
by: 8096 British Standards Institution